a 1.8v 0.918ppm/°c cmos bandgap voltage reference with

5
LETTER A 1.8 V 0.918 ppm/°C CMOS bandgap voltage reference with curvature-compensated Gao Pan 1a) , Qing Hua 2 , and Bo Zhang 1 Abstract A new precise current mode bandgap voltage reference with TlnT compensation of non-linear temperature is proposed. By using the voltage dierence of two transistors working in dierent current states, the nonlinear compensation term of TlnT is generated. At the same time, the optimal high-precision reference voltage source is obtained by using the method of piecewise compensation. This design with 0.18 μm CMOS process is achieved an ultra-low temperature coecient (TC) of 0.918 ppm/°C from 40 °C to 125 °C. The minimum required supply voltage is 1.8 V and the current consumption is 23 μA at 25 °C. And the line regulation performance is 0.0055%/V at 25 °C with a supply voltage range of 1.8V to 3.6V. Keywords: bandgap voltage reference, TlnT, temperature coecient Classication: Integrated circuits 1. Introduction Bandgap voltage reference is an important basic circuit module in analog and mixed single integrated circuits. It is widely used in DC-DC, DAC, ADC, LDO, PLL and other circuits [1, 2, 3, 4]. The performance of the Bandgap voltage reference is an important indicator of the overall performance. The deviation of the reference will verify that the linearity and accuracy of the chip will be aected to some extent by the inuence of other circuits. So, in order to meet the urgent need of the system for high-precision reference voltage source, the research of high-precision bandgap voltage reference with curvature compensation is of great signicance. However, the temperature coecient of the traditional bandgap voltage reference, which mostly uses rst-order compensation technique, is limited by the nonlinear com- ponent. To solve this problem, several high-order temper- ature compensation techniques have been developed. In the papers [5, 6, 7, 8, 9, 10, 11], the new proposed realization of a voltage reference uses a gate-source voltage of a MOS transistor working in sub threshold region, but its temper- ature coecient will deviate greatly with the process. According to papers [12, 13, 14, 15], the resistances with dierent temperature coecients are used to generate volt- age for temperature correction. The disadvantage is that the stability of the process is poor. Two bandgap cores based on parasitic PNP transistors and NPN transistors are used in papers [16, 17], but it is incompatible with standard CMOS process. The piecewise compensation technique used in papers [18, 19, 20, 21, 22, 23, 24] eliminates the non-linearity. The disadvantage is that the circuit is not only complex in structure, but also has some inuence on the circuit due to the large current. The exponential curva- ture compensation method in papers [25, 26, 27] need to use the transistor current gain. Because the gain is a function of temperature, the stability of the circuit becomes worse and the layout area is larger. In the paper [28], the CTAT current without thermal nonlinearity is used to compensate a PTAT current to obtain the temperature-in- dependent bandgap reference voltage. Its disadvantages are the large static current and the large layout with resistors. In this paper, the nonlinear compensation term of TlnT is generated by using the voltage dierence of two tran- sistors working in dierent current states. At the same time, the PTAT, CTAT and TlnT current is proportionally com- bined by the method of piecewise compensation to obtain a high accurate bandgap voltage reference with the optimal temperature coecient. 2. Proposed design The working principle of bandgap voltage reference is to use negative temperature coecient of triodes VBE and positive temperature coecient of ΔVBE to get a zero temperature coecient output voltage by adding appropri- ate weights. However, due to the existence of non-linear temperature coecient in VBE, the rst-order temperature compensation can not eliminate the inuence of temper- ature very well. In this paper, a new type of non-linear temperature with TlnT compensation circuit is proposed. Its working principle is shown in Fig. 1. The voltage dier- ence of TlnT temperature coecient is obtained at both ends of resistor R1, showed in formula (1) as below. V AC ðT Þ¼ V A ðT Þ V C ðT Þ ð1Þ The emitter current of Q1 is the PTATcurrent. Accord- ing to previous researches [29, 30], the A-point voltage is obtained as follow (2) DOI: 10.1587/elex.16.20190616 Received October 2, 2019 Accepted November 1, 2019 Publicized November 15, 2019 Copyedited December 10, 2019 1 State Key Laboratory of Electronic Thin lms and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China 2 School of Physics Electronics, Shandong Normal University, Jinan 250014, China a) pangao_[email protected] IEICE Electronics Express, Vol.16, No.23, 15 1 Copyright © 2019 The Institute of Electronics, Information and Communication Engineers

Upload: others

Post on 29-Jun-2022

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: A 1.8V 0.918ppm/°C CMOS bandgap voltage reference with

LETTER

A 1.8 V 0.918 ppm/°C CMOS bandgap voltage reference withcurvature-compensated

Gao Pan1a), Qing Hua2, and Bo Zhang1

Abstract A new precise current mode bandgap voltage reference withTlnT compensation of non-linear temperature is proposed. By using thevoltage difference of two transistors working in different current states, thenonlinear compensation term of TlnT is generated. At the same time, theoptimal high-precision reference voltage source is obtained by using themethod of piecewise compensation. This design with 0.18 µm CMOSprocess is achieved an ultra-low temperature coefficient (TC) of 0.918ppm/°C from −40 °C to 125 °C. The minimum required supply voltage is1.8V and the current consumption is 23 µA at 25 °C. And the lineregulation performance is 0.0055%/V at 25 °C with a supply voltagerange of 1.8V to 3.6V.Keywords: bandgap voltage reference, TlnT, temperature coefficientClassification: Integrated circuits

1. Introduction

Bandgap voltage reference is an important basic circuitmodule in analog and mixed single integrated circuits. It iswidely used in DC-DC, DAC, ADC, LDO, PLL and othercircuits [1, 2, 3, 4]. The performance of the Bandgapvoltage reference is an important indicator of the overallperformance. The deviation of the reference will verify thatthe linearity and accuracy of the chip will be affected tosome extent by the influence of other circuits. So, in orderto meet the urgent need of the system for high-precisionreference voltage source, the research of high-precisionbandgap voltage reference with curvature compensationis of great significance.

However, the temperature coefficient of the traditionalbandgap voltage reference, which mostly uses first-ordercompensation technique, is limited by the nonlinear com-ponent. To solve this problem, several high-order temper-ature compensation techniques have been developed. In thepapers [5, 6, 7, 8, 9, 10, 11], the new proposed realizationof a voltage reference uses a gate-source voltage of a MOStransistor working in sub threshold region, but its temper-ature coefficient will deviate greatly with the process.According to papers [12, 13, 14, 15], the resistances with

different temperature coefficients are used to generate volt-age for temperature correction. The disadvantage is that thestability of the process is poor. Two bandgap cores basedon parasitic PNP transistors and NPN transistors are usedin papers [16, 17], but it is incompatible with standardCMOS process. The piecewise compensation techniqueused in papers [18, 19, 20, 21, 22, 23, 24] eliminates thenon-linearity. The disadvantage is that the circuit is notonly complex in structure, but also has some influence onthe circuit due to the large current. The exponential curva-ture compensation method in papers [25, 26, 27] need touse the transistor current gain. Because the gain is afunction of temperature, the stability of the circuit becomesworse and the layout area is larger. In the paper [28], theCTAT current without thermal nonlinearity is used tocompensate a PTAT current to obtain the temperature-in-dependent bandgap reference voltage. Its disadvantages arethe large static current and the large layout with resistors.

In this paper, the nonlinear compensation term of TlnTis generated by using the voltage difference of two tran-sistors working in different current states. At the same time,the PTAT, CTAT and TlnT current is proportionally com-bined by the method of piecewise compensation to obtain ahigh accurate bandgap voltage reference with the optimaltemperature coefficient.

2. Proposed design

The working principle of bandgap voltage reference is touse negative temperature coefficient of triode’s VBE andpositive temperature coefficient of ΔVBE to get a zerotemperature coefficient output voltage by adding appropri-ate weights. However, due to the existence of non-lineartemperature coefficient in VBE, the first-order temperaturecompensation can not eliminate the influence of temper-ature very well. In this paper, a new type of non-lineartemperature with TlnT compensation circuit is proposed. Itsworking principle is shown in Fig. 1. The voltage differ-ence of TlnT temperature coefficient is obtained at bothends of resistor R1, showed in formula (1) as below.

VACðT Þ ¼ VAðT Þ � VCðT Þ ð1ÞThe emitter current of Q1 is the PTAT current. Accord-

ing to previous researches [29, 30], the A-point voltage isobtained as follow (2)

DOI: 10.1587/elex.16.20190616Received October 2, 2019Accepted November 1, 2019Publicized November 15, 2019Copyedited December 10, 2019

1State Key Laboratory of Electronic Thin films and IntegratedDevices, University of Electronic Science and Technology ofChina, Chengdu 610054, China2School of Physics Electronics, Shandong Normal University,Jinan 250014, Chinaa) [email protected]

IEICE Electronics Express, Vol.16, No.23, 1–5

1

Copyright © 2019 The Institute of Electronics, Information and Communication Engineers

Page 2: A 1.8V 0.918ppm/°C CMOS bandgap voltage reference with

VBE1ðT Þ ¼ VBG � ðVBG � VDQ1ðT0ÞÞ TT0

� ð� � 1Þ kTq

lnT

T0ð2Þ

VBG is the silicon bandgap voltage extrapolated to 0K,VDQ1ðT0Þ is the voltage of diode when the temperature ofQ1 transistor is T0, T is the temperature, T0 is the referencetemperature of 273K. And k is the Boltzmann constant,q is the electron charge. According to literature reports[29, 30], when emitter current is proportional to temper-ature (PTAT), α is equal to 1; when emitter current isimpendent of temperature, α is equal to 0.

According to Fig. 1, voltage of point A is the same aspoint B. So point A is a VBE voltage with PTAT current,and point C is a VBE voltage with temperature independ-ent current. Formula (3) can be obtained by subtracting thevoltage at point A to point C.

VACðT Þ ¼ ðVDQ2ðT0Þ � VDQ1ðT0ÞÞ TT0

� kT

qln

T

T0ð3Þ

VDQ1ðT0Þ is the voltage of diode when the temperature ofQ1 transistor is T0, VDQ2ðT0Þ is the voltage of diode whenthe temperature of Q2 transistor is T0. It can be seen fromformula (3) that the voltage difference of VAC includes afirst-order term which varies with temperature and a non-linear term whose temperature coefficient is TlnT. In this

paper, the nonlinear term of TlnT is used to eliminate thenon-linear term change of VBE in the first-order temper-ature compensation.

Fig. 2 is a schematic diagram of using PTAT currentand constant current to generate the current with temper-ature coefficient of TlnT.

The proposed bandgap voltage reference circuit isshown in Fig. 3. OP3 forces its input D and E pointvoltages to be equal, so that Q3, Q4, MP1, MP2, MP11,MP12, R1 and OP3 generate the PTAT current, as shown informula (4).

IPTAT ¼ kT

q

ln 8

R1ð4Þ

OP2 forces the input D and F point voltages to be equal.Because the temperature coefficients of F point are thesame as that of D point, and they are all negative temper-ature coefficients. Thus Q4, R2, OP2, MP3, MP13 gener-ates the CTAT current, as shown in formula (5).

ICTAT ¼VBG � ðVBG � VDQ4ðT0ÞÞ T

T0� ð� � 1ÞkT

qln

T

T0

R2ð5Þ

VDQ4ðT0Þ is the voltage of diode when the temperature ofQ4 transistor is T0.

In the core circuit of TlnT compensation current gen-eration, the emitter current of Q4 is PTAT current, and theemitter current of Q3 is constant current which generatedby PTAT and CTAT currents. If the voltage of point A isgreater than C, Q1, Q2, MP4, MP5, MP6, MP7, R3 andOP3 generate the TlnT current as below (6).

ITlnT ¼ðVDQ1ðT0Þ � VDQ2ðT0ÞÞ T

T0þ kT

qln

T

T0

R3ð6Þ

VDQ1ðT0Þ is the voltage of diode when the temperature ofQ1 transistor is T0, and VDQ2ðT0Þ is the voltage of diodewhen the temperature of Q2 transistor is T0.

If the voltage of point A is less than C, the TlnTcurrent is equal to 0 as shown in formula (7).

ITlnT ¼ 0 ð7ÞThe output reference voltage (VREF) in Fig. 3 can beexpressed as formula (8):

VREF ¼ IPTAT � R4 þ ICTAT � ðR4 þ R5Þþ ITlnT � R4 VA > VC

VREF ¼ IPTAT � R4 þ ICTAT � ðR4 þ R5Þ VA < VC

8><>:

ð8ÞAfter introducing formula (4) (5) (6) (7) into formula (8),the formula (9) can be obtained.

Formula (9) is sorted out, the first-order term and thenon-linear term related to temperature are removed, and theoutput reference voltage independent of temperature

Fig. 1. Principle of proposed design

Fig. 2. Schematic diagram of TlnT current

IEICE Electronics Express, Vol.16, No.23, 1–5

2

Page 3: A 1.8V 0.918ppm/°C CMOS bandgap voltage reference with

VREF ¼ VBG

R2ðR4 þ R5Þ þ k ln 8

qR1R4 � VBG � VDQ4ðT0Þ

T0R2ðR4 þ R5Þ þ VDQ1ðT0Þ � VDQ2ðT0Þ

T0R3R4

� �T

þ k

qR3� R4 � ð� � 1Þk

qR2� ðR4 þ R5Þ

� �T ln

T

T0VA > VC

VREF ¼ VBG

R2ðR4 þ R5Þ þ k ln 8

qR1R4 � VBG � VDQ4ðT0Þ

T0R2ðR4 þ R5Þ

� �T

� ð� � 1ÞkqR2

ðR4 þ R5ÞT lnT

T0VA < VC

8>>>>>>>>>>>>><>>>>>>>>>>>>>:

ð9Þ

is obtained, as shown in formula (10).

VREF ¼ VBG

R2� ðR4 þ R5Þ ð10Þ

By setting the resistors of R1, R2, R3, R4, R5 and R6reasonably, the error caused by the non-linear term can beeliminated by using the TlnT current, and an ideal bandgapvoltage reference independent of temperature can beobtained.

3. Simulation results and discussion

The bandgap voltage reference circuit proposed in thispaper is designed with 0.18 µm CMOS process, and itssimulation results and performance are shown in thissection.

Fig. 4 is a comparison between the reference voltagereference (VREF) without TlnT compensation and thereference voltage with TlnT compensation. The averageVREF with TlnT compensation is 973.97mV, the peak topeak value is 147.521 µV, and the variation of temperaturecoefficient is 0.918 ppm/°C from −40 °C to 125 °C. Theaverage VREF without TlnT compensation is 972.796mV,and the peak value is 0.918 ppm/°C. The value is 3.307mV and the variation of temperature coefficient is 20.602ppm/°C from −40 °C to 125 °C. It can be seen that thebandgap voltage reference with TNT compensation struc-ture has excellent temperature coefficient.

Fig. 5 shows the variation of VREF with temperatureof different models under the condition of 1.8V supplyvoltage. The maximum value of VREF is 974.093mVunder FF model, and the minimum value of VREF is973.797mV under SS model. The temperature coefficientis 0.918 ppm/°C, 0.959 ppm/°C, 0.978 ppm/°C, 0.931ppm/°C, 1.045 ppm/°C for TT, FF, SS, SF, and FS model,respectively. The average temperature coefficient is 0.996ppm/°C.

Fig. 6 shows the simulated temperature dependence ofproposed bandgap voltage reference at TT corner over atemperature range from −40 °C to 125 °C with a supplyvoltage of 1.8V, 1.9V, 2.0V, 2.1V, 2.2V, 2.3V, 2.4V,2.5V, respectively. With a power supply of 1.8V, theproposed bandgap voltage reference has the minimumTC of 0.918 ppm/°C. The worst case of TC is 0.956ppm/°C with a supply voltage of 2.5V.

In Fig. 7, the VREF varies with the voltage at differenttemperatures, under the power supply voltage varying from1.8V to 3.6V. Over a supply voltage range of 1.8V to2.5V, the line regulation is 0.0066%/V, 0.0057%/V,0.0055%/V, and 0.0057%/V, respectively, at −40 °C,25 °C, 85 °C, and 125 °C.

Fig. 8 shows the VREF distribution obtained from 500Monte Carlo analyses, with an average of 973.925mV anda standard deviation of 1.31263mV. Fig. 9 is the distribu-tion of temperature coefficient obtained by 500 MonteCarlo analyses with an average of 1.75068mV. The layout

Fig. 3. Proposed circuit of the bandgap voltage reference

IEICE Electronics Express, Vol.16, No.23, 1–5

3

Page 4: A 1.8V 0.918ppm/°C CMOS bandgap voltage reference with

of the design using a 0.18 µm standard CMOS process isshown in Fig. 10 and the active area is approximately0.024mm2 (102 �m � 238 �m).

Table I is a comparison of the performance of bandgapvoltage reference mentioned in different literatures. Ac-cording to the comparison, the proposed bandgap voltagereference has great advantages in TC, line regulation andlayout area.

4. Conclusion

A novel TlnT compensation method is used to eliminate thenonlinearity of the high precision bandgap voltage refer-

Fig. 6. Simulated temperature dependence with different voltages

Fig. 7. Simulated VREF versus supply voltage with differenttemperature

Fig. 8. Monte-Carlo simulation results of VREF

Fig. 9. Monte-Carlo simulation results of TC

Fig. 4. Comparison between VREF with TlnT compensation and VREFwithout TlnT compensation

Fig. 5. Simulated temperature dependence with different models

Fig. 10. Layout of the Proposed VBG

Table I. Comparison with existing designs in the literature.

[5] [12] [17] [18] [25] [28]ThisWork

Year 2013 2003 2015 2008 2019 2018 2019

Process (µm) 0.18 0.6 0.13 0.18 0.18 0.15 0.18

SupplyVoltage (V)

1.2 2 1.2 1.8 3.5 1.2 1.8

SupplyCurrent (µA)

36 23 120 2.5 108 51 23

VREF (mV) 767 1142 735 646.4 3110 569.8 973.97

Tem. Range(°C)

−40∼120

0∼100

−40∼120

−40∼125

−40∼130

−40∼120

−40∼125

TC (ppm/°C) 3.4 5.3 4.2 1.7 4.6 0.84 0.918

Line Reg.(%/V)

0.054 - - - - - - 0.31 0.023 0.0055

Active Area(mm2)

0.036 0.057 0.063 0.005 0.223 0.125 0.024

IEICE Electronics Express, Vol.16, No.23, 1–5

4

Page 5: A 1.8V 0.918ppm/°C CMOS bandgap voltage reference with

ence designed in this paper. The design is based on 0.18µm CMOS process. The ultra-low temperature coefficientis achieved with 0.918 ppm/°C from −40 °C to 125°C. Itsminimum operating voltage is 1.8V, and its static currentconsumption is 23 µA at 25 °C. Under the condition thatthe power supply voltage changes from 1.8V to 3.6V, itsline regulation is only 0.0055%/V. The results show thatthe circuit is very suitable for high precision, low voltageand small area use.

References

[1] Z.-K. Zhou, et al.: “A 1.6-V 25-µA 5-ppm/°C curvature-compensated bandgap reference,” IEEE Trans. Circuits Syst. I,Reg. Papers 59 (2012) 677 (DOI: 10.1109/TCSI.2011.2169732).

[2] C. Avoinne, et al.: “Second-order compensated bandgap referencewith convex correction,” Electron. Lett. 41 (2005) 276 (DOI:10.1049/el:20057071).

[3] B. Wu and S. Ay: “Low-noise CMOS bandgap reference generatorusing two-level chopping technique,” 2015 IEEE Workshop onMicroelectronics and Electron Devices (2015) (DOI: 10.1109/WMED.2015.7093954).

[4] H. D. Roh, et al.: “All mos transistors bandgap reference usingchopper stabilization technique,” 2010 International SoC DesignConference (2010) (DOI: 10.1109/SOCDC.2010.5682897).

[5] B. Ma and F. Yu: “A novel 1.2-V 4.5-ppm/°C curvature-com-pensated CMOS bandgap reference,” IEEE Trans. Circuits Syst. I,Reg. Papers 61 (2014) 1026 (DOI: 10.1109/TCSI.2013.2286032).

[6] Z. Cai and C. Chen: “A 0.6V temperature-stable CMOS voltagereference circuit with sub-threshold voltage compensation tech-nique,” IEICE Electron. Express 15 (2018) 20180760 (DOI: 10.1587/elex.15.20180760).

[7] C. Popa: “Logarithmic compensated voltage reference,” Proc. ofthe 2009 Spanish Conference on Electron Devices (2009) (DOI:10.1109/SCED.2009.4800469).

[8] K. K. Lee, et al.: “A sub-µW bandgap reference circuit with aninherent curvature-compensation property,” IEEE Trans. CircuitsSyst. I, Reg. Papers 62 (2015) 1 (DOI: 10.1109/TCSI.2014.2340553).

[9] Y. Li, et al.: “A 0.6 ppm/°C current-mode bandgap with second-order temperature compensation,” 2011 9th IEEE InternationalConference on ASIC (2011) (DOI: 10.1109/ASICON.2011.6157348).

[10] J. An, et al.: “A wide temperature range 4.6 ppm/°C piecewisecurvature-compensated bandgap reference with no amplifiers,”2019 International Conference on IC Design and Technology(2019) (DOI: 10.1109/ICICDT.2019.8790898).

[11] Y. Huang, et al.: “BiCMOS-based compensation: Toward fullycurvature-corrected bandgap reference circuits,” IEEE Trans.Circuits Syst. I, Reg. Papers 65 (2018) 1210 (DOI: 10.1109/TCSI.2017.2736062).

[12] K. N. Leung, et al.: “A 2-V, 23-µA, 5.3 ppm/°C curvature-compensated CMOS bandgap voltage reference,” IEEE J. Solid-State Circuits 38 (2003) 561 (DOI: 10.1109/JSSC.2002.808328).

[13] Z. Luo, et al.: “A sub-1V 78-nA bandgap reference with curvaturecompensation,” Microelectronics J. 63 (2017) 35 (DOI: 10.1016/j.mejo.2017.02.016).

[14] C. M. Andreou and J. Georgiou: “A 0.7V, 2.7 µW, 12.9 ppm/°Cover 180 °C CMOS subthreshold voltage reference,” Int. J. CircuitTheory Appl. 45 (2017) 1349 (DOI: 10.1002/cta.2292).

[15] J. M. Audy: U.S. Patent 5291122 (1994).[16] M.-D. Ker and J.-S. Chen: “New curvature-compensation tech-

nique for CMOS bandgap reference with sub-1-Voperation,” IEEETrans. Circuits Syst. II, Exp. Briefs 53 (2006) 667 (DOI: 10.1109/TCSII.2006.876377).

[17] Q. Duan and J. Roh: “A 1.2-V 4.2-ppm/°C high-order curvature-compensated CMOS bandgap reference,” IEEE Trans. CircuitsSyst. I, Reg. Papers 62 (2015) 662 (DOI: 10.1109/TCSI.2014.2374832).

[18] H.-Y. Huang, et al.: “Piecewise linear curvature-compensated

CMOS bandgap reference,” 2008 15th IEEE International Confer-ence on Electronics, Circuits and Systems (2008) (DOI: 10.1109/ICECS.2008.4674852).

[19] G. Rincon-Mora and P. E. Allen: “A 1.1-V current-mode andpiecewise-linear curvature-corrected bandgap reference,” IEEE J.Solid-State Circuits 33 (1998) 1551 (DOI: 10.1109/4.720402).

[20] J.-H. Li, et al.: “A 1.2-V piecewise curvature-corrected bandgapreference in 0.5m CMOS process,” IEEE Trans. Very Large ScaleIntegr. (VLSI) Syst. 19 (2011) 1118 (DOI: 10.1109/TVLSI.2010.2045519).

[21] H.-M. Chen, et al.: “A sub-1 ppm/°C precision bandgap referencewith adjusted temperature curvature compensation,” IEEE Trans.Circuits Syst. I, Reg. Papers 64 (2017) 1308 (DOI: 10.1109/TCSI.2017.2658186).

[22] Q. Zhou, et al.: “High-order curvature-compensated CMOSbandgap voltage reference” 2017 IEEE 12th International Confer-ence on ASIC (2017) (DOI: 10.1109/ASICON.2017.8252528).

[23] H. Luo, et al.: “A 1-V 3.1-ppm/°C 0.8-µW bandgap reference withpiecewise exponential curvature compensation,” 2018 IEEE AsianSolid-State Circuits Conference (2018) (DOI: 10.1109/ASSCC.2018.8579316).

[24] K. C. Thushara and S. K. Daniel: “Design of 5.9 ppm/°C piecewisecurve rectified start-up free bandgap voltage reference in 180 nmCMOS process,” 2018 International Conference on EmergingTrends and Innovations In Engineering And TechnologicalResearch (ICETIETR) (2018) (DOI: 10.1109/ICETIETR.2018.8529142).

[25] G. Zhu, et al.: “A 4.6-ppm/°C high-order curvature compensatedbandgap reference for BMIC,” IEEE Trans. Circuits Syst. II, Exp.Briefs 66 (2019) 1492 (DOI: 10.1109/TCSII.2018.2889808).

[26] R. Wang, et al.: “A sub-1 ppm/°C current-mode CMOS bandgapreference with piecewise curvature compensation,” IEEE Trans.Circuits Syst. I, Reg. Papers 65 (2018) 904 (DOI: 10.1109/TCSI.2017.2771801).

[27] Y. Yin, et al.: “A high precision CMOS band-gap reference withexponential curvature-compensation,” 2013 International Confer-ence on Anti-Counterfeiting, Security and Identification (2013)(DOI: 10.1109/ICASID.2013.6825293).

[28] H. Xu, et al.: “A novel 0.84 ppm/°C CMOS curvature-compen-sated bandgap with 1.2V supply voltage,” Int. J. Electron.Commun. 91 (2018) 66 (DOI: 10.1016/j.aeue.2018.05.001).

[29] Y. P. Tsividis: “Accurate analysis of temperature effects in IC-VBE

characteristics with application to bandgap reference sources,”IEEE J. Solid-State Circuits 15 (1980) 1076 (DOI: 10.1109/JSSC.1980.1051519).

[30] G. A. Rincon-Mora: Voltage References From Diodes to PrecisionHigh-Order Bandgap Circuits (Wiley, New York, 2001).

IEICE Electronics Express, Vol.16, No.23, 1–5

5