electronics paper ii
Post on 04-Jun-2018
223 Views
Preview:
TRANSCRIPT
-
8/13/2019 Electronics Paper II
1/28
-
8/13/2019 Electronics Paper II
2/28
PH411 2007 Electronics Laboratory M.Sc. I2
General Instructions to Students
1. On the very first day of the lab familiarize yourself with the power supply, functiongenerator, oscilloscope, bread board, and digital multimeter (DMM). You may request for
the copies of respective manual. You may also request the Teaching Assistant or the
instructor to guide you in learning these basic operations.
2. With the help of DMM learn to check the diode and transistors and to measure the value ofresistance.
3. The instruction manual provides the necessary information to perform the experiments.However alternate circuits exist for most cases and students are encouraged to try out circuits
other than given in this manual (with prior permission from the instructor). The procedure
given is brief. Instructions given in italics are for self-study. Do try them if you want
proficiency in electronic circuitry.
4. Before attending the lab read the instruction manual THOROUGHLY andCAREFULLY for analyzing the circuits to be used. You should consult any of the good
text or reference books on the subject in advance. This will help you to have tentativeestimates of the voltages and currents you are going to handle and enable you to set the
measuring instrument without trouble.
5. Derive the relevant formula or workout the relevant waveforms expected from theexperiment.
6. You should bring with you sufficient number of A4 size white papers, graph sheets, tracingpaper, for compiling the report and other stationery items required for data recording and
analyses.
7. The format of the report should be:(a) Name Roll No. Date of Experiment
(b) Experiment title:
(c) Objective/Aim:
(d) Formulas, if any, with brief description
(e) Equivalent Circuit(s) if necessary
(f) Expected waveform as a function of input if applicable
(g) Observation Table(s)
(h) Input/Output waveform traces wherever necessary
(i) Graph(s) with proper labeling(j) Calculations, if any
(k) Summary of results
(l) Brief discussion of results
(m) Suggestion(s) / New circuit idea pertaining to the experiment / Specific precautions
8. You are expected to come prepared with points (a) to (f) of above and get it signed by theinstructor before starting the experiment. Five marks are reserved for the same.
9. You have to complete the report and submit in your FOLDER FILE on the scheduled date ofexperiment
10.Observations should be signed by either TA or the instructor available
-
8/13/2019 Electronics Paper II
3/28
PH411 2007 Electronics Laboratory M.Sc. I3
11.The performance in this course will be evaluated on the basis of DAY-to-DAY labactivities, a theory exam / Quiz, and the final end-semester exam. (40 Marks are for lab
reports, 10 marks for Viva, 20 marks for theory exam/Quiz and 30 marks for the end-
semester exam).
12.Any kind of feedback on the improvement of this course is always welcome.
With best wishes,
Pratima Agarwal
Bipul Bhuyan
Dipak Kumar Goswami
(Instructors PH 411)
-
8/13/2019 Electronics Paper II
4/28
1. Zener diode characteristics
1. Aim: To study (1) the I-V characteristics of a reverse-biased Zener diode (2) Voltage
regulation behavior of a Zener diode (3) clipper circuit using diode and (4) clamper circuits
using diode.
Equipment & components required: Power Supply (0-30V), Voltmeter (0-30V), Ammeter
(A & mA range), resistors, Zener diode, diode, capacitor, function generator and oscilloscope.
Circuit diagrams:
470/2W
V
mA
+ ZENER
Fig: 1.1 Reverse Biased (zener) diode
Procedure:(1) I-V characteristics of a reverse bised zener diode:Wire up the circuit shown in figure 1.1
Vary the input voltage in short steps and record the output voltage and current for each value of
input voltage. Plot the Ioutversus Voutcharacteristics.
(2) Voltage regulation behavior: Connect the circuit shown in figure 1.2. Keep the load
resistance RLat 3.3 k. Vary the input voltage in short steps and record the voltage across thezener and current flowing through the zener. Repeat the above step for various RLvalues. Plot
the relevant graphs.
470/2W
V
mA
3. 3k
ZENER+
V
`Fig: 1.2 Voltage regulation by Zener diode
Learn to identify the p and n side of a diode.
PH411 2007 Electronics Laboratory M.Sc. I4
-
8/13/2019 Electronics Paper II
5/28
100k
+
100uF
1000 Hz
10k
1000 Hz
+
To
OSCV0
Fig: 1.3 Single diode Clipper circuit Fig: 1.4 Positive clamping
PROCEDURE
(3) Clipper Circuit:Connect the single diode clipper circuit as shown in Fig.1.3. Set sinewave inputsignal with peak to peak voltage Vpp= 20V and frequency of 1 kHz.
Trace the output signal by varying the bias voltage Vifrom 0 to 5 V in a step of 1V.
Tabulate the peak voltage of input signal and positive and negative peak voltages
of output signal. Repeat the measurements for various Vppsettings.
(4) Clamper Circuit:Connect the positive clamping circuit as shown in fig.1.4. Trace the
input and output waveforms for the input voltages Vi= 10 and 20 Vppat a
frequency of 1 kHz.
(5) Explain all the results qualitatively.
Try Out:
1. Construct and study a Variable level clamping circuit
PH411 2007 Electronics Laboratory M.Sc. I5
-
8/13/2019 Electronics Paper II
6/28
2. Rectification of AC signal
Aim:To construct Half wave, Full wave and Bridge Rectifier circuits using diodes.
Equipment & components required:Step down transformer with centre tap (12-0-12V) or
(9-0-9V), C.R.O., diodes, capacitor and resistors, regulator chips (IC 7809 and IC 7909).
Circuit diagrams:
Fig: 2.1 Full Wave Rectifier Circuit
Fig: 2.2 Full Wave Rectifier with Capacitive filter
PH411 2007 Electronics Laboratory M.Sc. I6
-
8/13/2019 Electronics Paper II
7/28
100uF
100uF
7809
7809
1N40071N4007
1N4007
1N4007
3
2
32
Fig: 2.3 Regulated Dual Power Supply using bridge rectifier circuit
IC 7809
Pin 1: in
Pin 2: grd
Pin 3: out
3-pin voltage regulators IC 7909
78xx positive regulators Pin 1: grd
Pin 2: in79xx negative regulatorsPin 3: out
1 2 3 1 2 3
Procedure:
1. Make the full wave rectifier circuit as shown in the fig.2.1. Measure the input peak topeak voltages using the oscilloscope. Trace the output signal across the resistor using
the oscilloscope. Measure the peak voltage of output signal.
2. To study the effect of capacitive filter, make the circuit as shown in fig.2.2. Trace theoutput both with the capacitor disconnected and connected. Measure the dc voltageacross the output using a voltmeter. Discharge the capacitor before every use.
3. Connect the dual power supply circuit as shown in fig. 2.3. 78xx and 79xx series ICsare positive and negative voltage 3-pin regulators respectively. Measure the wave forms
at the input and output (both the positive and negative voltages).
Try Out:
1. Try to modify the circuit in fig. 2.3 to produce on output that gives variable + Ve or Veregulated outputs. Read the manufacturers manual on 3-pin regulator chips.
2. Construct and study a voltage doubler circuit
PH411 2007 Electronics Laboratory M.Sc. I7
-
8/13/2019 Electronics Paper II
8/28
3. Transistor characteristics BJT & FET
Aim: 1. To study the input and output characteristics of a PNP/ NPN transistors in commonbase OR common emitter configurations.
2. To obtain the drain characteristics of a JFET.
Equipment:Power Supply (0-15V), DMMs (0 to 15V) and components.
Circuit Diagrams:
+VEE
+Vcc
mAmA
Q1PNP
VEBVCB
Fig: 3.1 Common Base Configuration of PNP transistor
+ Vcc
+VBB
Q2PNP
uA
mA
VBEVEC
Fig: 3.2 Common Emitter Configuration of PNP transistor
PH411 2007 Electronics Laboratory M.Sc. I8
-
8/13/2019 Electronics Paper II
9/28
mA
1k
+
+
100k
D
GS
VDS
VGS VDD
VGG
Fig: 3.3 JFET circuit for drain characteristics
Observation:
1. Using the given PNP/NPN transistor make the CB/CE circuit as shown in Fig. 3.1/3.2. Before
starting the experiment, adjust the power supply such that IEis in the measurable mA range withVEE=1V. Set both the voltage sources VCCand VEE to 0 V. Make sure that both IEand IC are
zero. If IE is not zero, short the emitter-to-base terminal. Under this condition, vary the
collector terminal voltage VCC step by step from 0 to 10V. For each VCCsetting, measure the
collector current IC and collector-to-emitter voltage VCB. Tabulate the readings. Repeat
measurement for different values of emitter current say IE=5, 10, 15, 20 mA etc. The emitter
current IEcan be set by varying the emitter bias VEE to a maximum extent of 2V. Plot ICVSVCB
for different IE.
2. To study the input characteristics of the CB configuration given in Fig. 3.1, set both the
voltage sources VCC and VEE to zero. By varying IE from 0 to 30 mA in steps, record the
emitter-to-base voltage VEB. Tabulate IEversus VEBdata. Variation of IEis possible by varying
the emitter source voltage VEE. Repeat the above measurements for different values of collector-
to-base voltage VCB(say, 0 to 10V) by varying VCC in steps. Plot the input characteristics (VEB
versus IE) for different values of VCB. From the plots determine the current gain .
3. Make the common emitter (CE) circuit as shown in Fig. 3.2. Measure the output
characteristics i.e. ICversus VCEfor different values of base currents IB= 0, 0.05, 0.1, 0.15, 0.2
mA. Do not exceed VCEbeyond 10V. Similarly measure the input characteristic IBversus VBE
for VCE =0, 0.3, 0.4, 0.6, 0.8 and 1V. Plot the input and output characteristic curves for CE
configurations. From the plots determine the current gain . Draw the static load line and
determine the Q point. Obtain transfer characteristics ie., IBvs. ICand determine current gain .
4. To study the I-V characterization of the JFET, make the circuit as shown in Fig.3.4. Initially
set VGS to zero, by shorting the gate-to-source terminals or by setting VGG=0. By varying the
bias voltage VDD from 0 to 15V in steps, measure the drain current ID as a function of the
voltage drop across drain to source, VDS. Repeat the above ID versus VDS measurements for
different values of VGS namely VGS= + 0.5, -0.5, -1, -1.5, -2.0 (negative sign implies the reverse
biasing of gate terminal). Plot IDversus VDSfor different values of VGS. Determine the pinch-
off voltage from the plots and the safe limit of VDS.
Compile your results and discuss the properties of the CB OR CE configurations from data
obtained from your experiments.
Try out:
PH411 2007 Electronics Laboratory M.Sc. I9
-
8/13/2019 Electronics Paper II
10/28
1. Repeat the transistor characteristic measurements using an NPN transistor. Remember toappropriately bias the E-B and C-B terminals.
2. Single stage CE amplifier.
4. Operational Amplifier Circuits I
Aim: To construct (a) inverting OR non inverting amplifier and perform (b) addition, (c)subtraction of analog signals using an operational amplifier (IC 741).
(Note: Draw all the equivalent circuits and work out the expressions for the output
voltages and the voltage gain of the amplifier, final values of gain can be worked out
after measuring the actual resistances used).
Circuit diagram:
R1= 1k
Fig: 4.1 Non inverting Amplifier
R1= 1k
Fig: 4.2 Inverting Amplifier
PH411 2007 Electronics Laboratory M.Sc. I10
-
8/13/2019 Electronics Paper II
11/28
Fig: 4.3 Adder circuit Fig: 4.4 Subtractor Circuit
Observations:
Before attempting to fabricate the circuits given above, measure the op amp. parameters
such as the off-set voltages, CMRR etc. Compensate for the off-sets and then proceed. The
relevant circuits are given in Millman & Halkias or Gayakwads book.
1. Make the non-inverting amplifier circuit as shown in fig.4.1. Give a d.c. input of say 2 Vand measure V0. Repeat the above step for different R2/R1ratio and verify the function of
the non-inverting amplifier as a scale changer. Now give a sinusoidal input signal Vi
with frequency 1 kHz and peak to peak voltage 5 V. Trace the input and output signals.
Measure the peak to peak voltage of output signal V0. Repeat for various input
frequencies.
2. Make the inverting amplifier circuit as shown in fig. 4.2. Give a d.c. input of say 2 Vand measure V0. Repeat the above step for different R2 and R1 values and verify the
function of the inverting amplifier as a scale changer. Now give a sinusoidal input signalVi
with frequency 1 kHz and peak to peak voltage 5 V. Trace the input and output
signals. Measure the peak to peak voltage of output signal V0. Repeat for various input
frequencies.
3. Make the adder circuit as shown in fig. 4.3. Set V1= +1V and V2=0. Measure the outputvoltage. Repeat the measurement for V2= 1, 2, 3 and 4V. Check the output voltage and
compare it with V0= -(V1+V2), the theoretical value. Tabulate the experimental output
voltage and the excepted (theoretical) values. Can you construct appropriate inverter
circuit such that the output is V0=V1+V2
4. Make the subtractor circuit as shown in Fig. 4.4. Set V1=0, and measure the outputvoltage V0 for V2= 0, 1, 2, 3, and 4V. Tabulate the input and output voltages.
Compare the measured output voltage with the expected (theoretical) voltage.
PH411 2007 Electronics Laboratory M.Sc. I11
-
8/13/2019 Electronics Paper II
12/28
5. Operational Amplifier Circuits II
Aim: To construct an integrator and differentiator of analog signals using an operational
amplifier.
Circuit Diagram
Fig: 5.1 Integrator Circuit
Fig: 5.2 Differentiator circuit
1. Connect the integrator circuit as shown in Fig. 5.1. Apply a sinusoidal input signal V iwith frequency 1 kHz and peak to peak voltage 5V. Trace the input and output signals.
Measure the peak to peak voltage of output signal V0. Tabulate the readings. Repeat the
experiment for square and triangular waves. Repeat for C= 0.047F and 0.1F.Calculate the output voltage theoretically and compare with the experimental data.
PH411 2007 Electronics Laboratory M.Sc. I12
-
8/13/2019 Electronics Paper II
13/28
PH411 2007 Electronics Laboratory M.Sc. I13
2. Connect the differentiator circuit as shown in Fig. 5.2. For sine wave, square wave andtriangular wave inputs Vi (1 kHz and Vpp = 5V), measure the peak to peak output
voltage. Trace the input and output signals. Calculate the theoretical output data.
Try out:
1. Solve the differential equation d2V/dt2+K1dV/dt+K2V-V1=0, construct an analogcomputer circuit using operational amplifiers. Using an input signal with frequency 1kHz and peak to peak voltage 7V, measure the output voltage and compare with input
signal d2V/dt2.
-
8/13/2019 Electronics Paper II
14/28
6. Oscillator Circuits
Aim:a) To construct audio frequency oscillators of the type LC (Colpitt oscillator)
Circuit Diagram:
Fig: 6.1 Colpitt Oscillator
Observation:
Assemble the Colpitt oscillator circuit shown in Fig. 6.1. The frequency of oscillation is
given by the expression, f=1/(2LCT), where CT is the total capacitance. Trace theoscillator output. Repeat for different values of CT. Measure the frequency of the oscillator
using a CRO. Compare the experimental frequencies with the theoretical values.
Compile the results and enclose the traced waveform.
Precaution: List out the precautions and any steps followed by you.
Aim:b) To construct an astable multivibrator using IC 555.
Circuit Diagram:
Fig: 6.2 Free-running M.V.
(RA=1k, RB=3.3k, 10k, 18k)
PH411 2007 Electronics Laboratory M.Sc. I14
-
8/13/2019 Electronics Paper II
15/28
PH411 2007 Electronics Laboratory M.Sc. I15
Observation: Assemble the astable circuit shown in Fig. 6.2. Trace the output waveform.
Try to use the control voltage terminal and vary the output pulse width and observe the
output waveform. The square wave output will have frequency f= 1.4/[C (RA+2RB)].Repeat for different RA, RBand C values.
Compile the results and enclose the traced waveform.
Precaution: List out the precaution and any special steps followed by you.
Pin-out diagram for each IC555 chip is given in Appendix I.
-
8/13/2019 Electronics Paper II
16/28
7. Logic Gates
Aim:To construct logic gates using discrete components, obtain their truth table and prove
the universality of NAND / NOR gates.
Equipments:Power supplies (-15 to 15V), Voltmeter.
Circuit diagram:
O/P
Fig: 7.1 OR gate
R=1k
Truth Table
INPUT
A B
OUTPUT(Y)
Volts Logic level Volts Logic level Volts Logic level0 0
1 0
0 1
1 1
O/P
R = 1k, 330
Fig: 7.2 AND gate circuit using diodes
Truth Table
PH411 2007 Electronics Laboratory M.Sc. I16
-
8/13/2019 Electronics Paper II
17/28
INPUT
A B
OUTPUT(Y)
Volts Logic level Volts Logic level Volts Logic level
0 0
0 1
1 0
1 1
O/P
Fig: 7.3 NOT or Inverter gate using transistor
R = 15k, 100k, 2k, 1k
INPUT OUTPUT
Volts Logic level Volts Logic level
0
1
Aim:b) To prove the universality of the NOR gate.
Circuit diagrams: [Make your own truth tables to verify the function of each logic gate]
Fig: 7.4 OR gate using NOR gates (IC 7427)
Fig: 7.5 AND gate using NOR gates(IC 7427)
PH411 2007 Electronics Laboratory M.Sc. I17
-
8/13/2019 Electronics Paper II
18/28
Fig: 7.6 Exclusive OR gate using NOR gates
Observation:
1. The discrete and IC circuits corresponding to the various logic gates are given abovealong with their truth table tabulation. The voltages 0 V and +5V are respectively takenas logic level 0 and 1 respectively. Obtain the truth table for various values of
binary inputs A and B by obtaining the corresponding output Y in each case. Measure
the output voltage V0and observe status of the LED at the output. A glowing LED
indicates a logic level 1.
2. While wiring up the logic gate IC s give care to the pin out diagram corresponding toeach IC. Give 5V as supply voltage.
3. To prove the universality of NOR gates, make the connection as shown in correspondingfigures. Determine the truth table experimentally and compare with the truth table of the
corresponding gate.
Pin-out diagrams for each IC chip are given in Appendix I.
Precaution: list out precautions taken by you. Write down the special techniques or simpler
circuits followed by you if any.
Note: prove the universality of the NAND gate as exercise.
PH411 2007 Electronics Laboratory M.Sc. I18
-
8/13/2019 Electronics Paper II
19/28
8. Digital Circuits-I
Aim: a) Verification of De Morgans theorems.
Circuits:
Fig.8.1 Fig. 8.2
Input Output
A B A+B (RHS) A.B(LHS)
Volt Logic Level Volt Logic
Level
Volt Logic
level
Volt Logic
level
0 0
0 1
1 0
1 1
Fig. 8.3 Fig. 8.4
Input Output
A B A.B(RHS) A+B(LHS)
Volt Logic Level Volt Logic Level Volt Logic
level
Volt Logic
level
0 0
0 1
1 0
1 1
b) To construct an Exclusive OR gate and an half adder circuit using IC-7400
PH411 2007 Electronics Laboratory M.Sc. I19
-
8/13/2019 Electronics Paper II
20/28
Fig. 8.5 Exclusive OR gate
Truth Table
Input Output
A B Y
Volt Logic Level Volt Logic Level Volt Logic Level
0 0
0 1
1 0
1 1
Fig: 8.5. Half adder using NAND gates
Truth Table
A B SUM CARRY
Volt Logic Level Volt Logic Level Volt Logic Level Volt Logic Level
0 0
0 1
1 0
1 1
PH411 2007 Electronics Laboratory M.Sc. I20
-
8/13/2019 Electronics Paper II
21/28
PH411 2007 Electronics Laboratory M.Sc. I21
Observation:
1. To verify the De Morgans theorem experimentally, make the IC circuits as shown in
figure 8.1 to figure 8.4. Obtain the truth table for various binary inputs A and B and
corresponding output Y. In each case measure the output voltage V 0and prove that LHS =
RHS for both the laws..
2.Construct exclusive OR logic gate using IC 7400. Verify the truth table for various binary
input A and B. Measure the output voltage V03.Make the half adder circuit using IC7400. Obtain the corresponding truth table.
-
8/13/2019 Electronics Paper II
22/28
9. Digital Circuits-II
Aim:
a) Design a JK Flip-Flop and a binary ripple counter using IC 7476.
Fig: 9.1 J-K Flip-flop
IC7476
J K CLK Q Q
Volt Logic
level
Volt Logic
level
Volt Logic level Volt Logic level
0 0
0 1
1 01 1
Connect the J-K flip flop circuit as shown in figure 9.1 using IC 7476. In IC 7476 connect
the pin no. 5 to +5V and pin no. 13 to ground. Set J and K inputs to low (0 state) by
connecting the switches S1and S3to ground. Connect a square wave input signal with peak
voltage 5V and frequency 1 kHz to Ck input.
PH411 2007 Electronics Laboratory M.Sc. I22
-
8/13/2019 Electronics Paper II
23/28
PH411 2007 Electronics Laboratory M.Sc. I23
1 Hz
+5V
+5V
+5 V
7
S 9J 6CP12K
8
R
10 Q_
11Q
2
S 4J 1CP16K
3
R
14 Q_
15Q
7
S9J6CP
12K
8
R
10 Q_
11Q
2
S 4J1CP
16K
3
R
14 Q_
15Q
1k 1k1k1k
10k
10k
Pin 5Vcc (5V)
Pin 13GND
Fig: 9.2. Binary Ripple Counter (count down, two 7476)
Connect the binary counter circuit as shown in figure 9.2. Connect the square wave from
function generator as clock input (Ck) of 5V peak and 20 Hz frequency. Connect the switch
S1 to ground to set 0 state for J and K. Reset the counter by connecting the switch S 2 to
ground. Record the state of counter (Q output). Connect the switch S2 to +5V and seewhether there is any change in counter state. Now, connect the switch S1 to 5V, thereby
setting J=K=1 state. Record the counting sequence. Find out whether the counting is up or
down [How will you reverse the counting from down to up or vice versa?].
Pin-out diagrams for each IC chip are given in Appendix I.
-
8/13/2019 Electronics Paper II
24/28
PH411 2007 Electronics Laboratory M.Sc. I24
10. Programming exercises using a 8085A P trainer kit
Aim: Elementary programming exercises on a P trainer kit.
Background: A P trainer kit consists of basic units required for a simple computer,namely, a microprocessor chip(CPU), memory(EPROM, and RAM), input device(Hex key-
pad and cassette tape) and output device(seven segment display unit- four address fields
followed by two data fields). Programmable peripheral chips such as 8155 and 8255 provide
the necessary interface between the P and the external circuitry. These physical units
constitute the basic hardware of the system. Software in the form of a set of instructions
written using the 8085 instruction set makes the P perform a set of desired operations. It
has to borne in mind that the instructions should be converted into the hexadecimal form
while keying in (most trainer kits come with a C language compiler to facilitate
programming, but in this exercise this provision is not used). A system program ( commonly
called the operating system) resides in the EPROM and gets loaded whenever the kit is
switched on.l The MICROFRIEND DYNA-85 kit given to you is based on the INTEL 8085
A . The CPU operates at 3 MHz (system clock). The RAM locations (C000)16to (FFFF)16
are available for the user to enter any desired program. Single key system commands are
provided in the trainer kit for facilitating easy operation of the kits. These commands
available in the form of soft keys are described below:
Does hardware reset. The word FriEnd appears in the display when pressedDecrements memory address presently displayedIncrements memory address presently displayedStarts execution of commandUsed for modifying contents of RAM locations reserved for the user
Used for loading the memory address of the beginning of the programFor executing program in single step or break-point modeKeys let you examine or modify the CPU registers [To use this command
press and press one A, B, C, D, E, F, 8 or 9 for choosing the registers A, B, C, D,
E, Flag H or L respectively. The flag register bits are
S Z X AC X P X C
where S is the sign flag, Z is the zero flag, AC is the auxiliary carry flag, P is
the plus flag and C is the carry flag (X means dons care).
To enter a program, follow the following sequence:
C000
XX ! first hex instruction is entered in the place of XX ! this command increments address to C001
.
! enter the entire program by keying one 8 bit no. in hex
. in each location and moving to next by pressing
76 ! last instruction in the program
To execute the entered program, use the following command:
C000 ! load program which starts at address C000
! execute the loaded program
-
8/13/2019 Electronics Paper II
25/28
PH411 2007 Electronics Laboratory M.Sc. I25
It is usually desired that the result of a computation is readily available after the execution of the
program. The subroutine called MODIDT which resides in the EPROM at the address (036E)16
can be used to display the contents of register A (accumulator) to the data fields of the display
units. In order to use this to display the result of any computation use following sequence
instructions:
CALL MODIDT ! Key in the address 03 6E in the place of MODIDT
You should know that the CALL MODIDT commands changes the state of all CPU registers
and all flags and hence be careful to use this only towards the end of the program.
Exercises:
1. Add two 8 bit numbers with (a) one number in register A and the other in register B (b)one number is in the register C and other in register H, (c) the two number in locations
C050 and C060.
2. Add two 16 bit numbers.3. Subtract two 8 bit numbers in locations D030 and D0D04. Subtract two 16 bit numbers.5. Find the largest and the smallest of the given three numbers in locations C150, C151 and
C152. Store the largest number in C156 and the smallest number in C157.
6. Multiply the given 8 bit numbers and displays the results.7. Divide the given numbers. Display quotient in display fields.8. Divide the indivisible numbers and display the quotient in display field and reminder in
location D135.
Load ten 8-bit numbers in ten memory locations and sort then according to ascending order.
-
8/13/2019 Electronics Paper II
26/28
Appendix I:
Pin diagram of IC 741
Pin diagram of IC 555
Pin diagram of IC 7400
PH411 2007 Electronics Laboratory M.Sc. I26
-
8/13/2019 Electronics Paper II
27/28
Pin diagram of IC 7404
Pin diagram of IC 7408
Pin diagram of IC 7427
PH411 2007 Electronics Laboratory M.Sc. I27
-
8/13/2019 Electronics Paper II
28/28
Pin diagram of IC 7476
Bread board layout
top related