hw-sw co-simulation 王甦群 r91921007 graduate institute of electrical engineering national taiwan...
Post on 08-Jan-2018
220 Views
Preview:
DESCRIPTION
What is Verification? Verification is the task of ensuring that a design is correct and complete. Such assurance can prevent time-consuming debugging at low abstraction levels and iterating back to high abstraction levels. Correctness means that the design implements its specification accurately. Completeness means that the design ’ s specification described appropriate output responses to all relevant input sequences. + + A B C If C=A+B ?
top related