chapter 7 cpu struktur dan fungsi
DESCRIPTION
TRANSCRIPT
![Page 1: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/1.jpg)
1
William Stallings Computer Organization and Architecture
Chapter 11CPU Structureand Function
![Page 2: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/2.jpg)
2
CPU Structure
CPU must: Fetch instructions Interpret instructions Fetch data Process data Write data
![Page 3: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/3.jpg)
3
Registers
CPU must have some working space (temporary storage)
Called registersNumber and function vary between
processor designsOne of the major design decisionsTop level of memory hierarchy
![Page 4: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/4.jpg)
4
User Visible Registers
General PurposeDataAddressCondition Codes
![Page 5: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/5.jpg)
5
General Purpose Registers (1)
May be true general purposeMay be restrictedMay be used for data or addressingData
Accumulator
Addressing Segment
![Page 6: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/6.jpg)
6
General Purpose Registers (2)
Make them general purpose Increase flexibility and programmer options Increase instruction size & complexity
Make them specialized Smaller (faster) instructions Less flexibility
![Page 7: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/7.jpg)
7
How Many GP Registers?
Between 8 - 32Fewer = more memory referencesMore does not reduce memory references
and takes up processor real estateSee also RISC
![Page 8: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/8.jpg)
8
How big?
Large enough to hold full addressLarge enough to hold full wordOften possible to combine two data
registers C programming double int a; long int a;
![Page 9: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/9.jpg)
9
Condition Code Registers
Sets of individual bits e.g. result of last operation was zero
Can be read (implicitly) by programs e.g. Jump if zero
Can not (usually) be set by programs
![Page 10: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/10.jpg)
10
Control & Status Registers
Program CounterInstruction Decoding RegisterMemory Address RegisterMemory Buffer Register
Revision: what do these all do?
![Page 11: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/11.jpg)
11
Program Status WordA set of bits Includes Condition CodesSign of last resultZeroCarryEqualOverflow Interrupt enable/disableSupervisor
![Page 12: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/12.jpg)
12
Supervisor Mode
Intel ring zeroKernel modeAllows privileged instructions to executeUsed by operating systemNot available to user programs
![Page 13: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/13.jpg)
13
Other Registers
May have registers pointing to: Process control blocks (see O/S) Interrupt Vectors (see O/S)
N.B. CPU design and operating system design are closely linked
![Page 14: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/14.jpg)
14
Example Register Organizations
![Page 15: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/15.jpg)
15
Foreground Reading
Stallings Chapter 11Manufacturer web sites & specs
![Page 16: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/16.jpg)
16
Instruction Cycle
RevisionStallings Chapter 3
![Page 17: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/17.jpg)
17
Indirect Cycle
May require memory access to fetch operands
Indirect addressing requires more memory accesses
Can be thought of as additional instruction subcycle
![Page 18: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/18.jpg)
18
Instruction Cycle with Indirect
![Page 19: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/19.jpg)
19
Instruction Cycle State Diagram
![Page 20: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/20.jpg)
20
Data Flow (Instruction Fetch)
Depends on CPU design In general:
Fetch PC contains address of next instruction Address moved to MAR Address placed on address bus Control unit requests memory read Result placed on data bus, copied to MBR, then to IR Meanwhile PC incremented by 1
![Page 21: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/21.jpg)
21
Data Flow (Data Fetch)
IR is examinedIf indirect addressing, indirect cycle is
performed Right most N bits of MBR transferred to MAR Control unit requests memory read Result (address of operand) moved to MBR
![Page 22: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/22.jpg)
22
Data Flow (Fetch Diagram)
![Page 23: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/23.jpg)
23
Data Flow (Indirect Diagram)
![Page 24: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/24.jpg)
24
Data Flow (Execute)
May take many formsDepends on instruction being executedMay include
Memory read/write Input/Output Register transfers ALU operations
![Page 25: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/25.jpg)
25
Data Flow (Interrupt)
Simple Predictable Current PC saved to allow resumption after interrupt Contents of PC copied to MBR Special memory location (e.g. stack pointer) loaded
to MAR MBR written to memory PC loaded with address of interrupt handling routine Next instruction (first of interrupt handler) can be
fetched
![Page 26: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/26.jpg)
26
Data Flow (Interrupt Diagram)
![Page 27: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/27.jpg)
27
Prefetch
Fetch accessing main memoryExecution usually does not access main
memoryCan fetch next instruction during
execution of current instructionCalled instruction prefetch
![Page 28: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/28.jpg)
28
Improved Performance
But not doubled: Fetch usually shorter than execution
Prefetch more than one instruction?
Any jump or branch means that prefetched instructions are not the required instructions
Add more stages to improve performance
![Page 29: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/29.jpg)
29
Pipelining
Fetch instructionDecode instructionCalculate operands (i.e. EAs)Fetch operandsExecute instructionsWrite result
Overlap these operations
![Page 30: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/30.jpg)
30
Timing of Pipeline
![Page 31: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/31.jpg)
31
Branch in a Pipeline
![Page 32: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/32.jpg)
32
Dealing with Branches
Multiple StreamsPrefetch Branch TargetLoop bufferBranch predictionDelayed branching
![Page 33: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/33.jpg)
33
Multiple Streams
Have two pipelinesPrefetch each branch into a separate
pipelineUse appropriate pipeline
Leads to bus & register contentionMultiple branches lead to further pipelines
being needed
![Page 34: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/34.jpg)
34
Prefetch Branch Target
Target of branch is prefetched in addition to instructions following branch
Keep target until branch is executedUsed by IBM 360/91
![Page 35: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/35.jpg)
35
Loop Buffer
Very fast memoryMaintained by fetch stage of pipelineCheck buffer before fetching from memoryVery good for small loops or jumpsc.f. cacheUsed by CRAY-1
![Page 36: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/36.jpg)
36
Branch Prediction (1)
Predict never taken Assume that jump will not happen Always fetch next instruction 68020 & VAX 11/780 VAX will not prefetch after branch if a page
fault would result (O/S v CPU design)
Predict always taken Assume that jump will happen Always fetch target instruction
![Page 37: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/37.jpg)
37
Branch Prediction (2)
Predict by Opcode Some instructions are more likely to result in a
jump than thers Can get up to 75% success
Taken/Not taken switch Based on previous history Good for loops
![Page 38: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/38.jpg)
38
Branch Prediction (3)
Delayed Branch Do not take jump until you have to Rearrange instructions
![Page 39: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/39.jpg)
39
Branch Prediction State Diagram
![Page 40: Chapter 7 cpu struktur dan fungsi](https://reader033.vdocuments.net/reader033/viewer/2022061210/54918711b4795982638b548a/html5/thumbnails/40.jpg)
40
Foreground Reading
Processor examplesStallings Chapter 11Web pages etc.