control charging of capacitor bank

Upload: shiv2685

Post on 10-Apr-2018

216 views

Category:

Documents


0 download

TRANSCRIPT

  • 8/8/2019 Control Charging of Capacitor Bank

    1/4

    Form AForm No

    (for official use only)

    1. Title of the Project:- CONTROL CHARGING OF CAPACITOR BANK

    2. Discipline/ Subject Area- Electrical Engineering

    3. Region - Udaipur

    4. Designation & Address of the Person, in whose name, DemandDraft/Bankers Cheque of grant is to be sent.

    DirectorGEETANJALI INSTITUTE OF TECHNICAL STUDIES,

    Dabok,Udaipur

    5. Name & Class/Year of the Students1. Choubisa Pritesh (B.Tech. IV Year, VIII semester, Electrical engineering)2. Ravi Kumar Bairwa (B.Tech. IV Year, VIII semester, Electrical engineering)3. Mukesh Kumawat (B.Tech. IV Year, VIII semester, Electrical engineering)4. Sanware lal Kumawat (B.Tech. IV Year, VIII semester, Electrical engineering)

    6. Address of the Students(Institutional & Correspondence Address with E-mail ID & Fax, Mobile No.)

    Institutional address:- - Deptt. Of Electrical Engg. ,GEETANJALI INSTITUTE OF TECHNICAL STUDIES,Dabok,UdaipurFax:-0294-2657492

    .Name:- CHOUBISA PRITESH BHUPENDRAKUMARAddress :-16, U.I.T.colony Dhikli road, Pratap Nagar,Udaipur.E-mail id:- [email protected].:- 9667767045,7737576400Name:- RAVI KUMAR BAIRWA S\O UMMEDI LAL BAIRWAAddress:- Novel kheswer colony, in front of shiv temple, khari road,bhinmal

    District:- jalore(rajasthan)E.mail I.D.:- [email protected]:-9460624675

    Name :- Mukesh kumawat S/o Bheru lal kumawatAddress:- village post sawa.Dist chittorgarh(raj.)Email id:- [email protected].:-9694433704

    Name:- Sanware lal kumawat S/o Basantilal kumawat

    mailto:[email protected]:[email protected]:[email protected]:[email protected]:[email protected]:[email protected]
  • 8/8/2019 Control Charging of Capacitor Bank

    2/4

    Address:- f-1/8 durga colony, vikram nagar, Khor. Dist:- Neemuch,(M.P.)Mo no.:- 9784291678.

    7. a) Name & Designation of the Supervisor/GuideMr. Shiv Shanker Sharma

    Head of DepartmentDepartment of Electric Engineering, GITS, Dabok, Udaipur

    b) Institutional & Correspondence Address of the Guide with Telephone No.E-mail ID & Fax, Mobile No.

    Institutional Address- Deptt. Of Electrical Engg. ,GITS, Dabok, UdaipurMb- 9460005654,E-mail- [email protected],Fax:-0294-2657492

    (i) CHOUBISA PRITESH(ii) RAVI KUMAR BAIRWA(iii) Mukesh kumawat Shiv Shanker Sharma(iv) Sanware lal kumawat

    Name & Signature of the Students Signature of Guide of the Project

    C E R T I F I C A T E

    It is hereby certified that(i) Institution takes the responsibility of implementing the Student Project within

    stipulated period.(ii) The Institution shall provide the Infrastructural & other facilities required for the

    project.(iii) The amount sanctioned by Department of Science & Technology, Rajasthan,

    Jaipur shall be provided to the concerned Student/Guide timely and funds beutilized for the purpose for which it has been sanctioned.

    Dr. A.N. MathurDirector

    Date : 29/09/2010 Signature of the Head of Institution

    Place: Udaipur Name and Designation with seal

    mailto:[email protected]:[email protected]
  • 8/8/2019 Control Charging of Capacitor Bank

    3/4

    Title of the Project :-CONTROL CHARGING OF CAPACITOR BANK

    Project Summary

    For improving the power factor, we use a large value Capacitor Bank inparallel to the load for a single phase or three phase power systems.Switching of these capacitor banks is made by using contactors or largecurrent carrying capacity relays. But switching one of the supplies causessudden charging of capacitor. This causes high peaks at the output ofcapacitor for short period. Due to this sudden surging there is loss of dielectricin the capacitor & life of capacitor reduces.

    We control the switching operation of capacitor bank by using controlcircuit. So, life of capacitor bank will increase.

    Technical details of the Projects

    o Origin of the Proposal:-

    While taking training in G.S.S. Bhinmal during 12 April to 12 May weobserve the following problem in switching capacitor bank. Whileswitching the capacitor banks there was degradation in their lifebecause of loss of dielectric in capacitor because of high surges.

    We discuss this problem with site engineer and we can along for thissolution that if we can control the switching operation by using a circuit.

    o Definition of the problem:-

    In transmission lines for power factor improvement capacitor banksare used. While switching of those capacitor banks surges of high voltageare generated. Due to those high voltage surges , high dielectric loss takeplace in capacitor and sometimes it flashes the capacitor bank. It resultsthat reduce in life of capacitor banks.

    o Objectives:-

    1) Reducing the surge voltage while switching the capacitor banksusing control circuit2) Increasing in life of the capacitor connected in capacitor banks usingcontrol circuit.

    o Work Plan:-

    1) Design blue print of circuit2) Program creation for microprocessor used.3) Do the simulation of the circuit4) Create a hardware using components, CRO and bread board.5) Make it for 3phase.6) Increase the values of banks used.7) Will be tested on transmission lines 220 Volt load end.

  • 8/8/2019 Control Charging of Capacitor Bank

    4/4

    o Time schedule:-

    1) 1phase model within 3 months2) 3 phase model in next 7 months will be completed.

    o Proposed outcome/ findings:-

    Switching surges on the capacitor bank will reduce and hence longlife of capacitor banks.

    o Details of facilities to be provided by the Institution:-

    Function generator, Power System Lab for testing

    Budget Estimates (with details) Microprocessor and

    Peripheral Devices = 3000/-

    nterfacing circuit = 2500/-Auxiliary supply Circuit = 3000/-

    Minor Equipment:-Diode = 200/-Driver circuit = 500/-Latches = 100/-Capacitors = 2500/-

    Resistors = 200/-

    Report writing :- 80 pages*10/-=800/-

    Utilization of the outcome of project:-For step-less power factor improvement of inductive load ,reduction of linelosses and improved voltage regulation