cs230.stanford.edu · in scala that would allow us to easily produce synthesizable verilog. we...

6

Upload: others

Post on 11-Oct-2019

11 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
Page 2: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
Page 3: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
Page 4: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
Page 5: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically
Page 6: cs230.stanford.edu · in Scala that would allow us to easily produce synthesizable Verilog. We utilize this embedding to metaprogram Spatial kernels in Scala that could be automatically