curriculum for the batch 2017 2019 department of ... department of electronics and communication was...

CURRICULUM

for the batch 2017 – 2019

DEPARTMENT OF ELECTRONICS AND

COMMUNICATION

M. TECH (VLSI DESIGN AND EMBEDDED SYSTEMS)

RAMAIAH INSTITUTE OF TECHNOLOGY

(Autonomous Institute, Affiliated to VTU)

BANGALORE – 54

I – IV Semester

2

About the Institute

Ramaiah Institute of Technology (RIT) (formerly known as M. S. Ramaiah Institute of Technology) is a self-

financing institution established in Bangalore in the year 1962 by the industrialist and philanthropist, Late Dr.

M S Ramaiah. The institute is accredited with A grade by NAAC in 2016 and all engineering departments

offering bachelor degree programs have been accredited by NBA. RIT is one of the few institutes with faculty

student ratio of 1:15 and achieves excellent academic results. The institute is a participant of the Technical

Education Quality Improvement Program (TEQIP), an initiative of the Government of India. All the

departments are full with competent faculty, with 100% of them being postgraduates or doctorates. Some of

the distinguished features of RIT are: State of the art laboratories, individual computing facility to all faculty

members. All research departments are active with sponsored projects and more than 130 scholars are

pursuing PhD. The Centre for Advanced Training and Continuing Education (CATCE), and Entrepreneurship

Development Cell (EDC) have been set up on campus. RIT has a strong Placement and Training department

with a committed team, a fully equipped Sports department, large air-conditioned library with over 80,000

books with subscription to more than 300 International and National Journals. The Digital Library subscribes

to several online e-journals like IEEE, JET etc. RIT is a member of DELNET, and AICTE INDEST

Consortium. RIT has a modern auditorium, several hi-tech conference halls, all air-conditioned with video

conferencing facilities. It has excellent hostel facilities for boys and girls. RIT Alumni have distinguished

themselves by occupying high positions in India and abroad and are in touch with the institute through an

active Alumni Association. RIT obtained Academic Autonomy for all its UG and PG programs in the year

2007.As per the National Institutional Ranking Framework, MHRD, Government of India, Ramaiah Institute

of Technology has achieved 45th

rank in 2017 among the top 100 engineering colleges across India and

occupied No. 1 position in Karnataka, among the colleges affiliated to VTU, Belagavi.

About the Department

The Department of Electronics and Communication was started in 1975 and has grown over the years in terms

of stature and infrastructure. The department has well equipped simulation and electronic laboratories and is

recognized as a research center under VTU. The department currently offers a B. E. program with an intake of

120, and two M. Tech programs, one in Digital Electronics and Communication, and one in VLSI Design and

Embedded Systems, with intakes of 30 and 18 respectively. The department has a Center of Excellence in

Food Technologies sponsored by VGST, Government of Karnataka. The department is equipped with

numerous UG and PG labs, along with R & D facilities. Past and current research sponsoring agencies include

DST, VTU, VGST and AICTE with funding amount worth Rs. 1 crore. The department has modern research

ambitions to develop innovative solutions and products and to pursue various research activities focused

towards national development in various advanced fields such as Signal Processing, Embedded Systems,

Cognitive Sensors and RF Technology, Software Development and Mobile Technology.

3

Vision of the Institute

To evolve into an autonomous institution of international standing for imparting quality

technical education

Mission of the Institute

MSRIT shall deliver global quality technical education by nurturing a conducive learning

environment for a better tomorrow through continuous improvement and customization

Quality Policy

We at M. S. Ramaiah Institute of Technology strive to deliver comprehensive, continually

enhanced, global quality technical and management education through an established Quality

Management System complemented by the synergistic interaction of the stake holders concerned

Vision of the Department

To be, and be recognized as, an excellent Department in Electronics& Communication

Engineering that provides a great learning experience and to be a part of an outstanding

community with admirable environment.

Mission of the Department

To provide a student centered learning environment which emphasizes close faculty-student

interaction and co-operative education.

To prepare graduates who excel in the engineering profession, qualified to pursue advanced

degrees, and possess the technical knowledge, critical thinking skills, creativity, and ethical

values.

To train the graduates for attaining leadership in developing and applying technology for the

betterment of society and sustaining the world environment

4

Program Educational Objectives (PEOs)

PEO1: Be successful practicing professionals or pursue doctoral studies in areas related to the

program, contributing significantly to research and development activities.

PEO2: Engage in professional development in their chosen area by adapting to new technology and

career challenges.

PEO3: Demonstrate professional, ethical, and social responsibilities of the engineering profession.

Program Outcomes (POs)

PO1: Development of Solutions: An ability to independently carry out research/investigation and

development work to solve practical problems

PO2: Technical Presentation Skills: An ability to write and present a substantial technical

report/document

PO3: Analyze Complex Systems: A practical ability and theoretical knowledge to design and analyze

VLSI and embedded systems

PO4: Develop Novel Designs: An ability to apply their in-depth knowledge in VLSI and embedded

systems domain to evaluate, analyze and synthesize existing and novel designs

PO5: Team Work and Project Management: An ability to effectively participate as a team member

and develop project management skills necessary for a professional environment

5

CURRICULUM COURSE CREDITS DISTRIBUTION

Semester Professional

Courses -

Core (Theory

& Lab)

(PC-C)

Professional

Courses -

Electives

(PC-E)

Technical

Seminar

(TS)

Project

Work/

Internship

(PW/IN)

Total

Credits in a

Semester

First 16 08 01 25

Second 16 08 01 25

Third 04 04 01 16 25

Fourth 25 25

Total 36 20 03 41 100

6

SCHEME OF TEACHING

I SEMESTER

SI. No.

Course Code

Course Title Category Credits Contact

Hours L T P S Total

1. MVE11 Advanced Engineering

Mathematics PC-C 3 1 0 0 4 5

2. MVE12 CMOS VLSI circuits PC-C 4 0 0 0 4 4

3. MVE13 Embedded Systems– I PC-C 3 0 0 1 4 5

4. MVEExx Elective 1 PC-E 3 1 0 0 4 5


6. MVEL14 CMOS VLSI and HDL Laboratory PC-C 0 0 2 0 2 4

7. MVEL15 Embedded Systems – I Laboratory PC-C 0 0 2 0 2 4

8. MVE16 Technical Seminar 1 TS 0 0 1 0 1 2

Total 17 2 5 1 25 33

II SEMESTER

SI. No.

Course Code


Hours L T P S Total

1. MVE21 Design of VLSI Systems PC-C 3 1 0 0 4 5

2. MVE22 Embedded Systems– II PC-C 3 0 0 1 4 5

3. MVE23 Design of Analog and Mixed Mode

VLSI Circuits PC-C 4 0 0 0 4 4



6. MVEL24 Mixed Mode VLSI Laboratory PC-C 0 0 2 0 2 4

7. MVEL25 Embedded Systems – II Laboratory PC-C 0 0 2 0 2 4


Total 17 1 5 2 25 33

7

III SEMESTER

SI. No.

Course Code


Hours L T P S Total

1. MVE31 Low Power VLSI Design PC-C 4 0 0 0 4 4



4. MVE33 Internship/Industrial Training IN 0 0 10 0 10 20

5. MVE34 Project Work – I PW 0 0 6 0 6 12

Total 8 0 17 0 25 42

IV SEMESTER

SI. No.

Course Code


Hours L T P S Total

1. MVEP Project Work – II PW 0 0 25 0 25 50

Total 0 0 25 0 25 50

LIST OF ELECTIVES

Sl.

No.

Course

Code

Course Title Credits

L T P S Total

1. MVEE01 Physics of Semiconductor Devices 3 1 0 0 4

2. MVEE02 Digital System Design Using HDL 4 0 0 0 4

3. MVEE03 SOC Design and Verification 3 0 0 1 4

4. MVEE04 Automotive Electronics 3 0 0 1 4

5. MVEE05 CMOS RF Circuits and MEMS 4 0 0 0 4

6. MVEE06 ASIC Design 4 0 0 0 4

7. MVEE07 VLSI Design Verification 3 1 0 0 4

8. MVEE08 Advanced Digital Signal Processing 3 1 0 0 4

9. MVEE09 Micro and Smart System Technology 3 0 1 0 4

10. MVEE10 Image and Video Processing 3 0 1 0 4

11. MVEE11 VLSI Design Automation 3 1 0 0 4

12. MVEE12 Synthesis and Optimization of Digital Circuits 3 0 0 1 4

13. MVEE13 RF and Microwave Circuit Design 3 1 0 0 4

14. MVEE14 Physical VLSI Design 3 0 0 1 4

15. MVEE15 Advanced Computer Architecture 3 1 0 0 4

16. MVEE16 Advanced Digital Logic Verification 3 0 1 0 4

8

ADVANCED MATHEMATICS

Subject Code: MVE11 Credits: 3:1:0:0

Prerequisites: Engineering Mathematics Contact Hours: 70

Course Coordinator: Mr. Sadashiva V Chakrasali

UNIT – I

Solving Linear Equations: Introduction, geometry of linear equations, Solution sets of

linear systems, Gaussian elimination, matrix notation, inverses, Partitioned matrices, matrix

factorization and determinants.

UNIT – II

Vector Spaces: Vector spaces and subspaces, linear independence, rank, basis and

dimension, linear transformation, change of basis.

Eigen values and Eigen vectors: Eigen values, Eigen vectors and diagonalization, Eigen

vectors and linear transformations.

UNIT – III

Graph Theory: Introduction, Isomorphism, Connected Graphs, Disconnected Graphs, Trees,

Cut-sets, Vectors Spaces of Graphs, Electrical network analysis by graph theory.

UNIT – IV

Linear Programming: Introduction, Optimization model, formulation and applications,

Classical optimization techniques: Single and multi-variable problems, Types of constraints.

Linear optimization algorithms: Simplex method, Basic solution and extreme point,

Degeneracy, Primal simplex method, Dual linear programs, Primal, dual, and duality theory,

Dual simplex method, The primal – dual algorithm, Duality applications.

UNIT – V

Nonlinear Programming: Minimization and maximization of convex functions, Local &

Global optimum, Convergence, Speed of convergence. Unconstrained optimization: One

dimensional minimization, Elimination methods: Fibonacci & Golden section search,

Gradient methods, steepest descent method. Constrained optimization: Constrained

optimization with equality and inequality constraints.

References:

1. B. S. Grewal, “Higher Engineering Mathematics”, 40th

Edition, Khanna Publishers,

2007.

2. Strang. G, “Linear Algebra and its Applications”, 3rd

Edition, Thomson Learning, 1988.

3. David C. Lay, “Linear Algebra and its Applications”, 3rd

Edition, Pearson Education,

2003.

9

4. Narsingh Deo, “Graph Theory with Applications to Engineering and Computer

Science”, PHI learning, 2011.

5. S. S. Rao, “Engineering Optimization: Theory and Practice”, Revised 3rd

Edition, New

Age International Publishers, New Delhi, 2004.

6. Taha H A, “Operations Research – An Introduction”, McMillan Publishing Co, 1982.

Course Outcomes:

1. Employ linear system concepts in statistical signal processing and graph theory.

(POs: 1, 3)

2. Use eigen values, eigen vectors and diagonalization in signal processing applications.

(POs: 1, 3)

3. Apply graph theory techniques for problems in circuit analysis. (PO: 3)

4. Execute linear optimization in various signal processing applications. (POs: 1, 3)

5. Employ different non-linear optimization techniques in various applications. (POs: 1, 3)

10

CMOS VLSI CIRCUITS


Prerequisites: Semiconductor Physics Contact Hours: 56

Course Coordinator: Dr. M. Nagabhushan

UNIT – I

MOS Transistor Theory: n MOS/p MOS transistor, threshold voltage equation, body effect,

MOS device design equation, sub threshold region, Channel length modulation. mobility

variation, Tunneling, punch through, hot electron effect MOS models, small signal AC

Characteristics, CMOS inverter, βn / βp ratio, noise margin, static load MOS inverters,

differential inverter, transmission gate, tristate inverter, BiCMOS inverter.

UNIT – II

CMOS Process Technology: Semiconductor Technology overview, basic CMOS

technology, p well / n well / twin well process. Current CMOS enhancement (oxide isolation,

LDD, refractory gate, multilayer inter connect), Circuit elements, resistor, capacitor,

interconnects, sheet resistance & standard unit of capacitance concepts delay unit time,

inverter delays, driving capacitive loads, RC delay Line, Super Buffers, propagation delays,

MOS mask layout, stick diagram, design rules and layout, symbolic diagram, masking,s

caling of MOS circuits.

UNIT – III

Basics of Digital CMOS Design: Combinational MOS Logic circuits-Introduction, CMOS

logic circuits with a MOS load, CMOS logic circuits, complex logic circuits, Transmission

Gate. Sequential MOS logic Circuits- Introduction, Behavior of Bi-stable elements, SR latch

Circuit, clocked latch and Flip Flop Circuits, CMOS D latch and triggered Flip Flop.

Dynamic Logic Circuits - Introduction, principles of pass transistor circuits, Voltage boot

strapping synchronous dynamic circuit techniques, Dynamic CMOS circuit techniques.

UNIT – IV

Dynamic CMOS and clocking: Introduction, advantages of CMOS over NMOS,

CMOS\SOS technology, CMOS\bulk technology, latch up in bulk CMOS, static CMOS

design, Domino CMOS structure and design, Charge sharing, Clocking- clock generation,

clock distribution, clocked storage elements

UNIT – V

Circuit Simulation: Introduction to circuit simulation, Spice tutorials, Device models,

Device characterization, circuit characterization, Simulation mismatches, Monte carlo

simulation

11

References:

1. Neil Weste and K. Eshragian, “Principles of CMOS VLSI Design: A System

Perspective”, 2nd

Edition, Pearson Education (Asia) Pvt. Ltd., 2000.

2. Wayne, Wolf, “Modern VLSI Design: System on Silicon”, 2nd

Edition, Pearson

Education, 1999.

3. Douglas A Pucknell and Kamran Eshragian, “Basic VLSI Design”, 3rd

Edition, PHI,

(Original Edition – 1994), 2005.

4. Sung Mo Kang and Yosuf Lederabic Law, “CMOS Digital Integrated Circuits: Analysis

and Design”, 3rd

Edition, McGraw-Hill, 2002.

Course Outcomes:

1. Describe basics of CMOS digital integrated circuits. (POs: 3, 4)

2. Discuss the fabrication process in CMOS technologies. (POs: 1, 3, 4)

3. Analyze the switching characteristics of VLSI circuits. (POs: 1, 3, 4)

4. Design and analyze dynamic CMOS circuits. (POs: 1, 3, 4)

5. Describe the circuit simulation process for VLSI circuits and systems. (POs: 1, 3, 4, 5)

12

EMBEDDED SYSTEMS – I

Course code: MVE13 Credits: 3:0:0:1

Pre-requisites: Microcontrollers Contact Hours: 98

Course Coordinator: Mrs. Suma K V

UNIT – I

Typical Embedded System: Core of the Embedded System, Memory, Sensors and

Actuators, Embedded Firmware, Other System Components. Characteristics and Quality

Attributes of Embedded Systems

UNIT – II

Embedded system design and development: System design and development, life-cycle

models- the waterfall model, the V cycle model, the spiral model and rapid prototyping-

incremental, problem solving – five steps to design, the design process, identifying the

requirements, formulating the requirements specifications, the system design specification,

system specifications vs system requirements.

Hardware Software Co-Design and Program Modeling: Fundamental Issues in Hardware

Software Co-Design, Computational Models in Embedded Design.

UNIT – III

Embedded Hardware Design and Development: EDA Tools, How to Use EDA Tool,

Schematic Design – Place wire, Bus , port , junction, creating part numbers, Design Rules

check, Bill of materials, Netlist creation , PCB Layout Design – Building blocks, Component

placement, PCB track routing.

Embedded Firmware Design and Development: Embedded Firmware Design Approaches,

Embedded Firmware Development Languages

UNIT – IV

Software modeling: Introduction to UML,UML DIAGRAMS, Use cases, class diagrams,

dynamic modeling with UML, Interaction diagrams, Sequence diagrams, Fork and Join,

Branch and merge, Activity diagram, State chart diagrams, dynamic modeling with structural

design methods.

UNIT – V

Real-Time Operating System (RTOS) based Embedded System Design: Operating

System Basics, Types of OS, Tasks, Process and Threads, Multiprocessing and Multitasking,

Threads, Processes and Scheduling: Putting them altogether, Task Communication, Device

Drivers, How to Choose an RTOS

13

Self-study: Case study of embedded systems, Communication Interface, Modeling examples

using UML, Illustration of PCB design using a simple example circuit, Deadlock & priority

inversion, Target Hardware Debugging, Boundary Scan.

References:

1. Shibu K V, “Introduction to Embedded Systems”, Tata McGraw Hill Education Private

Limited, 2009.

2. James K Peckol, “Embedded Systems – A Contemporary Design Tool”, John Wiley,

2008.

3. Rajkamal, “Embedded Systems, Architecture, Programming and Design”, Tata McGraw

Hill Education Pvt., Ltd., 2009.

Course Outcomes:

1. Identify the basic building blocks, characteristics and quality attributes of embedded

systems. (POs: 1, 4)

2. Analyze the complete life cycle of embedded system design and development. (POs: 1, 2,

4, 5)

3. Design a printed circuit board for a given circuit by using the PCB Design IDE.

(POs: 1, 2, 4, 5)

4. Interpret the various computational models of software in embedded system design.

(POs: 1, 2, 4)

5. Select the RTOS for real time embedded system design. (POs: 1, 2, 4, 5)

14

CMOS VLSI AND HDL LABORATORY

Subject Code: MVEL14 Credits: 0:0:2:0

Prerequisites: Digital Electronic Circuits Contact Hours: 56

Course Coordinator: Mr. S. L. Gangadharaiah

LIST OF EXPERIMENTS

HDL Laboratory Sessions: Laboratories are scheduled for the design of digital combinational

and sequential circuits using HDL and implementation on FPGA using Xilinx software.

1. Use of EDA tools for simulation and synthesis using FPGA – Introduction

2. Digital Combinational Circuit Modeling and Verification using VHDL

3. Digital Sequential Circuit Modeling using VHDL

4. Synthesis of digital circuits using FPGA

5. Arithmetic circuits: VERILOG Adders

6. Arithmetic circuits: VERILOG Multipliers

7. FSMs in HDL: Traffic light controller/Vending machine

8. Serial adder as FSM simulation and synthesis

CMOS VLSI Circuits Laboratory Sessions: Digital Design: ASIC – Design Flow using

Cadence Tool

1. Schematic entry and simulation of the following circuits.

(i) NOT gate (ii) 2 input NAND gate and NOR gate (iii) Ex-OR gate (iv) full adder

(v) 4-bit parallel adder

2. Schematic entry and simulation of sequential circuits.

(i) JK Flip Flop using NAND gates (ii) JK Master slave flip flop (iii) 3 bit

asynchronous up counter (iv) 3 bit SIPO shift register

3. Preparing Layout and checking DRC for combinational circuits/sequential circuits

(i) Inverter (ii) Full adder (iii) JK Flip flop

4. Write Verilog Code for the following circuits and their Test Bench for verification,

observe the waveform and synthesize the code with technological library with given

constraints. Do the initial timing verification with gate level simulation. (i) An

inverter (ii) A Buffer (iii) Transmission Gate (iv) Basic/universal gates (v) Flip flop

– RS, D, JK, MS, T

References:

1. Peter J. Ashenden, “Digital Design: An Embedded Systems Approach using VHDL”,

Elsevier, 2010.

2. Peter J. Ashenden, “Digital Design: An Embedded Systems Approach using

VERILOG”, Elsevier, 2010.

3. Cadence Digital Lab Manual, Developed by the University Support Team, Cadence,

Bangalore, ver. 3.0, 2014.

15

Course Outcomes:

1. Use modern EDA tools for digital design including simulation and synthesis suitable for

implementation on programmable device technologies and understand design tradeoffs.

(POs: 3, 5)

2. Design, test and implement combinational circuits, in HDL to verify the functionality.

(POs: 3, 4, 5)

3. Design and implement existing SSI and MSI sequential digital circuits with HDL.

(POs: 3, 4, 5)

4. Design and implement arithmetic circuits with HDL. (POs: 3, 5)

5. Design and implement complex FSMs with HDL on FPGA. (POs: 3, 4, 5)

16

EMBEDDED SYSTEMS - I LABORATORY

Course code: MVEL15 Credits: 0:0:2:0


Course coordinator: Mrs. Suma K V

LIST OF EXPERIMENTS

1. Installation of ORCAD Release 9.1PCB designing tool/ Eagle PCB design – student

version

2. Design circuit using schematic entry package (Capture)

3. Generate netlist for PCB package

4. Import netlist into PCB package (LayoutPlus)

5. Place components, route signals.

6. Generate machining (Gerber) files for PCB plant

7. Introduction to Linux commands

8. Program in C to create a process using fork() function call (forkdemo.c) and to simulate

in linux platform

9. Program in C to create a "parent-child pair' of process (forkwait.c) and to simulate in

linux platform

10. Program in C to generate a signal when a delete key is pressed (signal) and to simulate in

linux platform

11. Program in C to generate "Multithreads" under a process (multithreading.c) and to

simulate in linux platform

12. Program in C to generate a "Semaphore" (Semaphore.c) and to simulate in linux platform

13. Program in C to demonstrate “mutex” and to simulate in linux platform

14. Model the static aspects of the system using Use Case Diagram in UML.

15. Model the static aspects of the system using basic Class Diagram and generate code in

UML

16. Model the static aspects of the system using optimized Class Diagram and generate code

in UML.

17. Model the elevator system for the above mentioned scenario using sequence diagram in

UML.

18. Model the dynamic aspects of the system using sequence diagram and generate code in

UML.

References:


Limited, 2009.


2008.

17

Course Outcomes:

1. Generate the schematic, netlist and bill of materials for a given circuit (POs: 1, 2, 4)

2. Apply the PCB spacing rules to route the tracks, vias and through-hole for a given

schematic (POs: 1, 2, 4)

3. Generate a Gerber file for actual PCB fabrication (POs: 1, 2, 4, 5)

4. Implement the basic concepts of RTOS such as semaphore & mutex using Linux platform

(POs: 1, 2, 4, 5)

5. Develop various UML diagrams and models for an embedded system (POs: 1, 2, 3, 5)

18

TECHNICAL SEMINAR – I

Subject Code: MVE16 Credits: 0:0:1:0 Prerequisites: Nil Contact Hours: 28

Students will perform an initial literature survey and choose software tools for realizing

solutions to a technical problem identified. Evaluation will be based on two oral presentations

during the semester, for which rubrics are defined as given below.

Evaluation Rubrics

Criteria Max.

Marks

Achievement Levels CO

Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Introduction

to area

10 No

information

about the

specific

technical

details in the

chosen area.

Some

information

available, but

no clarity in

internal details.

Clear presentation

of the technical

details, internal

working, and

rationale of design

choices.

CO1, CO2

Literature

Survey

10 Very few

quality

sources

pertinent to

the chosen

technical area.

No recent

articles used.

Ample sources

from recent

past, but not

from quality

sources or with

zero or very

few citations.

Ample sources

from quality

journals and

conferences

recently

published, and

having abundant

citations.

CO1, CO2

Problem

Statement

10 No clear

problem

identified in

chosen area.

Identification

of problem

area, but no

knowledge of

underlying

technical

details.

Clear

identification of

problem area,

along with

parameters having

an influence on

the performance.

CO3

Reproduction

of Existing

Results

10 No simulation

results shown.

Individual

blocks

simulated, but

no

comprehensive

simulation.

Complete and

consistent

reproduction of

existing results

using appropriate

software tools.

CO4

Research

Questions

10 No hypothesis

proposed.

Hypothesis is

not

sound/practical,

and not backed

by technical

arguments.

Sound and

practical

hypothesis

proposed, along

with supporting

technical/intuitive

arguments.

CO5

TOTAL MARKS AWARDED

19

Course Outcomes:

1. Identify a technical problem by performing a comprehensive literature survey. (POs: 1, 2,

3, 5)

2. Compare different solution methods presented in the literature for the technical problem

identified. (POs: 1, 2, 3, 5)

3. Predict the impact of various software tools and methods for the identified problem.

(POs: 1, 2, 3, 5)

4. Display initial simulation results, showing replication of existing approaches for the

identified problem. (POs: 1, 2, 3, 5)

5. Construct a technical block diagram that shows an optimized solution for the identified

problem, with respect to existing literature. (POs: 1, 2, 3, 4, 5)

20

DESIGN OF VLSI SYSTEMS


Prerequisites: VLSI Design Contact Hours: 70

Course Coordinator: Dr. Raghuram S

UNIT – I

Design Methodology and Tools: Structured Design Strategies, Design Methods, VLSI

Design Flows, Design Economics, Introduction to CAD: synthesis and verification tools,

overview of algorithms used.

UNIT – II

Circuit Characterization & Performance Estimation: Delay Estimation – transient

response, RC delay model, Delay estimation with the Elmore delay model, Delay estimation

with the Linear Delay Model, Sizing of logic stages with the method of Logical Effort.

UNIT – III

Combinational and Sequential Circuit Design: Static CMOS, CMOS circuit design

families: CVSL, Dynamic logic, Pass transistor circuits, SoI Design, Sub threshold Design,

Sequential circuits: circuit design of latches and flip-flops.

UNIT – IV

Data Path Sub System Design: Introduction, Addition – carry look ahead, carry select, Tree

adders, Analysis of delay with PG network diagrams for adders, Subtraction, Comparators,

Counters, Boolean Logical Operations, Coding, Shifters.

UNIT – V

Array Subsystem Design: SRAM, Special Purpose RAMs, DRAM, Read Only Memory,

Content Addressable Memory, Programmable Logic Arrays.

Special Purpose Subsystems: Packaging, Power Distribution, Clock.

References:

1. Neil H. E. Weste, David Harris, “CMOS VLSI Design”, 4th


2014.

2. Wayne Wolf, “Modern VLSI Design: System on Silicon”, 2nd

Edition, Prentice Hall

PTR/Pearson Education,1998

3. D. A. Pucknell, “Basic VLSI Design”, PHI Publication, 2005.

4. Neil Weste and K. Eshragian, “Principles of CMOS VLSI Design: A System

Perspective”, 2nd

Edition, Pearson Education (Asia) Pvt. Ltd., 2000.

5. M J S Smith, “Application Specific Integrated Circuits”, Pearson Education, 2012.

21

6. Naveed Shervani, “Algorithms for VLSI Physical Design Automation”, 2nd

Edition,

Kluwer Academic Publishers, 1995.

Course Outcomes:

1. Discuss the different VLSI design rules and chip design options. (POs: 3, 4)

2. Employ different performance metrics to predict the performance of VLSI circuits.

(POs: 3, 4)

3. Illustrate the circuit structures of various VLSI building blocks. (POs: 3, 4)

4. Apply digital design concepts to demonstrate different data path functions. (POs: 3, 4)

5. Explain the structure and operation of different memory elements and some special

subsystems. (POs: 3, 4)

22

EMBEDDED SYSTEMS – II

Course code: MVE22 Credits: 3:0:0:1



UNIT – I

Introduction to ARM Cortex M Processors: What are ARM Cortex M Processors,

advantages of the Cortex M Processors, applications of the ARM Cortex M Processors

Technical overview, general information, Architecture – introduction, programmer’s model,

behavior of the application program status word, memory system, exceptions and interrupts,

system control block, Debug

UNIT – II

Instruction set: moving data within the processor, memory access, arithmetic operations,

logic operations, shift and rotate instructions, data conversion operations, bit field processing,

compare and test, program flow control, saturation operations, exception-related instructions,

sleep mode-related instructions, memory barrier instructions.

UNIT – III

Low power and system control features: Low power designs, low power features – sleep

modes, system control register, entering sleep mode, wake-up conditions, sleep-on-exit

feature, SEVONPEND, sleep extension/wake-up delay, WIC, event communication interface,

low power features using WFI &WFE instructions in programming.

Cortex M4 floating point unit: overview, floating point register overview, CPACR register,

floating point register bank, FPSCR, FPCCR, FPCAR, FPDSCR, media and floating point

feature registers.

UNIT – IV

Fault exceptions & fault handling: causes of faults, enabling fault handlers, fault status

registers and fault address registers, analyzing faults.

UNIT – V

The Embedded System Development Environment: The Integrated Development

Environment (IDE), Types of Files Generated on Cross-compilation, Disassembler/

Decompiler, Simulators, Emulators and Debugging.

23

Self-study: System control block, Debug, sleep mode-related instructions, low power

features using WFI &WFE instructions in programming, media and floating point feature

registers, fault status registers and fault address registers, Debuggers.

References:

1. Joseph Yiu “The Definitive Guide to the ARM Cortex-M4”, 3rd

Edition, Newnes,

(Elsevier), 2014.

2. Shibu. K. V. “Introduction to Embedded Systems”, Tata McGraw Hill Education Private

Ltd. 2009.

3. David A Patterson, John L Hennessy, “Computer Organization and Design – ARM

Edition”, 4th

Edition, Morgan Kauffman Publishers, 2010.

Course Outcomes:

1. Familiarize with the technical overview and architecture of ARM Cortex M4 (POs: 3, 5)

2. Apply the technical knowledge of ARM Cortex M4 to build programs (POs: 1, 3, 4)

3. Illustrate the importance of low power mode and floating point features of ARM Cortex

M4 (POs: 1, 3, 4)

4. Identify the causes of failures in ARM Cortex M4 using fault exception mechanism

(POs: 1, 4, 5)

5. Analyze the working of debugger tools for embedded system design and development

(POs: 1, 2, 4, 5)

24

DESIGN OF ANALOG AND MIXED MODE VLSI CIRCUITS


Prerequisites: Analog and Digital Circuits Contact Hours: 56


UNIT – I

Single Stage Amplifier: CS stage with resistance load, diode connected load, current source

load, triode load, CS stage with source degeneration, source follower, common-gate stage,

cascode stage, folded cascode, choice of device models.

UNIT – II

Frequency Response of CS Stage: General considerations, Miller effect, Association of

poles with nodes, Frequency response of common source stage.

Differential Amplifiers and Current Mirrors: Basic differential pair, common mode

response, differential pair with MOS loads, Gilbert cell, Basic current mirror, cascode current

mirror, Active current mirrors

UNIT – III

Operational Amplifiers: One stage opamp, Two stage opamp, Gain boosting, Common

Mode Feedback, Slew rate, PSRR, Noise in opamp

Oscillators and PLL: Ring Oscillators, LC Oscillators, VCO, Mathematical Model of VCO,

Simple PLL, Charge pump PLL, Non-ideal effects in PLL, Delay locked loops and

applications.

UNIT – IV

Band gap references and switched capacitor circuits: General considerations, supply

independent biasing, Temperature independent biasing, PTAT current generation, Constant

Gm biasing, sampling switches, switched capacitor amplifiers.

UNIT – V

Data Converter Architecture: DAC and ADC specifications, Qualitative analysis of

Resistor string DAC, R-2R Ladder networks, current steering DAC, charge scaling DAC,

Cyclic DAC, Pipe line DAC, Flash ADC, Pipeline ADC, Integrating ADC, Successive

Approximation ADC

25

References:

1. Behzad Razavi, “Design of Analog CMOS Integrated Circuits”, Tata McGraw-Hill,

2007.

2. Phillip E Allen, Douglas R Holberg, “CMOS Analog Circuit Design”, Oxford

University Press, 2004.

3. R. Jacob Baker, Harry W Li, David E Boyce, “CMOS Circuit Design, Layout,

Simulation”, PHI Edition, 2005.

4. B. Razavi, “Microelectronics”, 1st Edition, McGraw Hill, 2001.

Course Outcomes:

1. Employ the concept of MOS devices in various MOS amplifier applications.

(POs: 1, 3, 4)

2. Apply the concept of differential amplifiers to construct one stage op amp and two stage

op amp. (POs: 1, 3, 4)

3. Illustrate the concept of current mirrors and apply the concept for the design of

differential amplifiers. (POs: 1, 3, 4)

4. Illustrate the concept of band gap references and switched capacitor circuits.

(POs: 1, 3, 4)

5. Illustrate the importance of oscillators, ADCs, DACs and PLLs. (POs: 1, 3, 4)

26

MIXED MODE VLSI LABORATORY

Subject code: MVEL24 Credits: 0:0:2:0

Pre requisites: VLSI and Embedded System Design Contact Hours: 56

Course Coordinator: Dr. M. Nagabhushan

LIST OF EXPERIMENTS

1. Design the CMOS Inverter circuit for DC & AC small signal parameters, complete the

design flow mentioned below: Draw the schematic, Layout and verify DRC and check

LVS.

2. Design the CMOS Inverter circuit for DC & AC small signal parameters, complete the

design flow mentioned below: a) Draw the schematic and verify the following: DC

Analysis, AC Analysis, Transient Analysis b) Draw the Layout and verify the DRC

3. Design the CS Amplifier circuit for DC & AC small signal parameters, complete the

design flow mentioned below: Draw the schematic, Layout and verify DRC and check

LVS.

4. Design the CS Amplifier circuit for DC & AC small signal parameters, complete the

design flow mentioned below: a) Draw the schematic and verify the following: DC

Analysis, AC Analysis, Transient Analysis b) Draw the Layout and verify the DRC

5. Design the Common Drain Amplifier circuit for DC & AC small signal parameters,

complete the design flow mentioned below: Draw the schematic, Layout and verify DRC

and check LVS

6. Design the Common Drain Amplifier circuit for DC & AC small signal parameters,

complete the design flow mentioned below: a) Draw the schematic and verify the

following: DC Analysis, AC Analysis, Transient Analysis b) Draw the Layout and verify

the DRC

7. Design the differential Amplifier circuit for DC & AC small signal parameters, simulate

it and calculate Bandwidth and CMRR

8. Design a two stage op-amp with given and complete the design flow mentioned below:

Draw the schematic and verify the following: DC Analysis, AC Analysis

9. Design a two stage op-amp with given and complete the design flow mentioned below:

Draw the schematic and verify the following: DC Analysis, Transient Analysis

10. Design a simple sample and hold circuit and measure the switching times

11. Design a PLL and measure lock range and capture range.

12. Design a simple ADC and measure the data conversion time.

13. Design a simple DAC and measure the data conversion time.

14. Design 3-8 decoder using MOS technology and simulate it.

15. Simulate the functionality of two input OR gate using digital two input NOR gate and

Analog Inverter using AMS simulator.

16. Simulate the functionality of two input AND gate using digital two input NAND gate and

Analog Inverter using AMS simulator.

27

References:

1. Cadence Analog and Mixed Mode Lab Manual, Developed by University Support Team,

Cadence, Bangalore, version 3.0, 2014.

2. Behzad Razavi, “Design of Analog CMOS Integrated Circuits”, Tata McGraw-Hill, 2007.

3. Phillip E Allen, Douglas R Holberg, “CMOS Analog Circuit Design”, Oxford University

Press, 2004.

Course Outcomes:

1. Design the various single stage amplifiers and apply the different analysis, LVS and

DRC (POs: 1, 2, 5)

2. Design the differential amplifier and apply the different analysis, LVS and DRC.

(POs: 1, 2, 5)

3. Design the operational amplifier and apply the different analysis, LVS and DRC.

(POs: 2, 3, 5)

4. Design the PLL, Sample and Hold circuit, ADC, DAC and Decoder. Simulate it and

measure different parameters. (POs: 2, 3, 4, 5)

5. Apply mixed signal simulation to NAND gate and NOR gate. (POs: 2, 4, 5)

28

EMBEDDED SYSTEMS – II LABORATORY

Course code: MVEL25 Credits: 0:0:2:0

Pre-requisites: Microcontroller Contact Hours: 56


LIST OF EXPERIMENTS

Assembly Language Coding:

1. Programs involving Data Transfer Instructions

2. Programs involving Arithmetic instructions

3. Programs involving logical instructions

4. Programs for Sorting and Finding largest element in an array

5. Programs for Code conversion between BCD, ASCII & Hexadecimal

6. Program for finding Factorial of a number

7. Programs using low power modes

8. Programs using interrupts

Peripheral interfacing using ARM Cortex M4:

9. Display (LCD & LED) modules

10. 16 channel 8 bit ADC

11. DC motor speed control and measurement

12. Generation of Sine & Square waveforms using Dual DAC

13. Elevator

14. Calculator-type keyboard

15. Relay output

16. Real Time Clock

17. Stepper Motor

18. Temperature sensor monitoring and control

References:


Limited, 2009.


2008.

Course Outcomes:

1. Use simulation and emulation IDE. (POs: 2,4,5)

2. Write, compile and debug assembly language program. (POs: 1, 2, 3, 5)

3. Develop C programs for different applications (POs: 1, 2, 4, 5)

29

4. Write C language programs to interface modules to ARM Cortex M4 microcontroller.

(POs: 1, 2, 4, 5)

5. Prepare a report with algorithm and expected output. (PO: 2)

30

TECHNICAL SEMINAR – 2

Subject Code: MVE26 Credits: 0:0:1:0 Prerequisites: Nil Contact Hours: 28

Students will present experimentation results, where an improvement is seen over existing

approaches. Evaluation will be based on two oral presentations during the semester, for

which the rubrics are as given below.

Evaluation Rubrics

Criteria Max.

Marks


Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Reproduction

of Existing

Results

10 Partial

reproduction

of results or

large variation

from reported

results, no

proper

presentation

using tables

etc.

Partial

reproduction of

results, but no

proper

presentation

and no analysis.

Complete

reproduction of

results, with

appropriate

tables/figures and

analysis of results

obtained.

CO1

Proposed

Approach

10 No proper

justification

for methods

used, or no

new methods

proposed.

New approach

proposed, but

without any

justification.

New approach

proposed, along

with technical

arguments that

support the

hypothesis.

CO2

Tool Usage 10 Tool usage is

not

appropriate, is

incorrect, or is

incomplete.

Tools are used

appropriately,

but without

knowledge of

advanced

options.

Tools are used

appropriately,

with complete

knowledge of all

available settings

options suitable

for analysis.

CO3

Results 10 Results are not

indicative of

proposed

model, or are

incomplete.

Results are

complete, but

are not better

than existing

solutions.

Proper formats

are used for

presentation.

Results are

presented using

appropriate

formats, and are

better than

existing solutions

for the problem

identified.

CO4

Discussion

&Conclusions

10 No discussion

of experiments

and the results

obtained.

Summary of

experiments

and results

obtained

thereby.

Summary of

experiments and

results obtained

thereby, along

with conclusions

and future

directions.

CO5

TOTAL MARKS AWARDED

31

Course Outcomes:

1. Present initial simulation results, replicating existing findings. (POs: 1, 2, 3, 4, 5)

2. Propose a technical block diagram with arguments for improved performance. (POs: 1, 2,

3, 4, 5)

3. Present the tools required for performing experiments, and justify their appropriateness.

(POs: 1, 2, 3, 4, 5)

4. Discuss simulation results and optimized performance metrics. (POs: 1, 2, 3, 4, 5)

5. Discuss the advantages and disadvantages of approach, along with possible future

directions. (POs: 1, 2, 3, 4, 5)

32

LOW POWER VLSI DESIGN


Prerequisites: CMOS VLSI Circuits Contact Hours: 56

Course Coordinator: Dr. V. Anandi

UNIT – I

Power Dissipation in CMOS: Introduction, Need for low power VLSI chips, sources of

power consumption, introduction to CMOS inverter power dissipation, low power VLSI

design limits.

UNIT – II

Power Optimization: Logical Level Power Optimization: gate reorganization, local

restructuring, signal gating, logic encoding, state machine encoding, pre-computation logic.

Circuit Level Power Optimization: transistor and gate sizing, equivalent pin ordering,

network restructuring and re-organization, special latches and flip-flops.

UNIT – III

Design of Low Power CMOS Circuits: Reducing power consumption in memories: low

power techniques for SRAM, circuit techniques for reducing power consumption in adders

and multipliers. Special techniques: power reduction and clock networks, CMOS floating

gate, low power bus, delay balancing.

UNIT – IV

Power Estimation: Simulation power analysis: SPICE circuit simulation, Gate level

Simulation, Architectural level analysis, Data correlation analysis in DSP systems, Monte-

Carlo simulation. Probabilistic power analysis: random signals, probabilistic techniques for

signal activity estimation, propagation of static probability in logic circuits, gate level power

analysis using transition density.

UNIT – V

Synthesis and Software Design for Low Power: Synthesis for low power: behavioral level

transforms, algorithm level transforms for low power, architecture driven voltage scaling,

power optimization using operation reduction, operation substitution. Software design for

low power: sources of software power dissipation, gate level, architecture level, bus

switching activity. Case study: Multi-core processor architecture such as ARM, AMD.

References:

1. Gary Yeap, “Practical Low Power Digital VLSI Design”, Kluwer Academic Publishers,

2002.

33

2. K. Roy and S. C. Prasad, “Low Power CMOS VLSI Circuit Design”, Wiley, 2000,

Indian Edition 2008.

3. Dimitrios Soudris, Chirstian Pignet, Costas Goutis, “Designing CMOS Circuits for Low

Power”, Kluwer, 2002

4. Jan M. Rabaey and Massoud Pedram, “Low Power Design Methodologies”, KAP,

1996.

5. A. P. Chandrakasan and R.W. Broadersen, “Low Power Digital CMOS Design”,

Kluwer, 1995.

6. Abdellatif Bellaouar, Mohamed. I. Elmasry, “Low Power Digital VLSI Designs”,

Kluwer, 1995.

Course Outcomes:

1. Recall fundamental low power design concepts to classify power dissipation

mechanisms in CMOS ICs. (PO: 4)

2. Classify various power optimization techniques at circuit and logic level. (PO: 4)

3. Analyze various power measurement and estimation techniques at different levels of

abstraction and hence design power aware circuits. (POs: 1, 4)

4. Design special circuits like clock generator, memories with special reference to speed

and power consumption. (POs: 1, 3, 4)

5. Analyze different architectural level low power transforms and logic synthesis

techniques for DSP filters. (POs: 1, 3, 4)

34

TECHNICAL SEMINAR – 3

Subject code: MVE32 Credits: 0:0:1:0

Prerequisites: Nil Contact Hours: 28

Students will be evaluated based on presentation skills and technical report writing.

Evaluation will be based on two oral presentations during the semester, for which rubrics are

as given below.

Evaluation Rubrics

Criteria Max.

Marks


Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Presentation of

Research

Problem

10 No clear

presentation of

recent

approaches.

Brief and clear

presentation of

recent research

approaches

Brief and clear

presentation of

recent approaches,

along with

appropriate

charts/tables etc.,

to compare

different methods.

CO1

Introduction

of Technical

Domain

10 No grasp of

technical

domain, and

no proper

organization

of technical

details.

Information is

presented in

logical

sequence, but

with only

understanding

of basic

concepts.

Information is

presented in a

logical sequence,

and student is able

to respond to basic

and advanced

queries.

CO2

Detailed

Analysis of

Technical

Domain

10 No proper

technical

language used,

brief/no

description of

methods.

Detailed

technical

descriptions,

but no proper

flow of

contents.

Detailed technical

description along

with a consistent

flow of

explanations in

the document.

CO3

Thorough

Literature

Survey

10 Few low

quality

publications

referenced,

with no

summaries of

methods

provided.

Detailed

summaries of

methods

provided, but

quality of

publications

chosen is not

suitable.

High quality,

highly cited

publications

chosen, and a

detailed document

presenting the

approaches, their

advantages and

disadvantages.

CO4

Discussion of

Initial Results

10 Initial results

are absent, or

are not

simulated

appropriately.

Initial results

are not

presented

appropriately,

with no

analysis/discuss

ions.

Initial results are

presented

appropriately,

along with a

discussion on

dependence of

parameters on

design.

CO5

TOTAL MARKS AWARDED

35

Course Outcomes:

1. Introduce the research problem clearly with appropriate data and figures. (POs: 1, 2, 3, 4)

2. Demonstrate extensive knowledge of the topic identified. (POs: 1, 2, 3, 4)

3. Create a document with accurate and key concepts, using appropriate diagrams/tables to

present an introduction to the problem area identified. (POs: 1, 2, 3, 4)

4. Create a document that presents a detailed survey of literature, with proper explanations

and elaborations of recent advances in problem area. (POs: 1, 2, 3, 4)

5. Create a document giving details of initial experimentation and a discussion of the

obtained results. (POs: 1, 2, 3, 4)

36

INTERNSHIP/INDUSTRIAL TRAINING


Prerequisites: Nil

The evaluation of students will be based on an intermediate presentation, along with

responses to a questionnaire testing for outcomes attained at the end of the internship. The

rubrics for evaluation of the presentation and the questionnaire for the report will be

distributed at the beginning of the internship.

Evaluation Rubrics

Criteria Max.

Marks


Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Complex

Technical

Blocks

10 No working

knowledge of

the domain.

Working

knowledge of

the domain,

with some

knowledge of

internal details.

Detailed

understanding of

the system, along

with underlying

mechanisms.

CO1

Error

Debugging

10 No ability to

diagnose or

correct errors,

or improve

performance.

An ability to

diagnose errors,

but not correct

them, no

intuition on

improving

performance.

Diagnose and

correct erroneous

system operation,

and propose

methods to

improve system

performance.

CO2

Professional

and Ethical

Behavior

10 No knowledge

of the

requirement of

professional

and ethical

behavior.

Understands

the requirement

for professional

and ethical

behavior.

Can predict the

effects of non-

professional an

un-ethical

behavior in the

workplace.

CO3

Engineering

and Finance

10 Cannot make

the connection

between

engineering

decisions and

their economic

impact.

Predict the cost

of engineering

decisions.

Creates designs

keeping their

economic impact

in mind.

CO4

Lifelong

Learning

10 No

understanding

of the

requirements

for lifelong

learning in the

engineering

profession.

Can present

examples of the

impact of

lifelong

learning in the

engineering

industry.

Can present

examples of the

impact of lifelong

learning, along

with predicting

future areas of

impact of life-long

learning.

CO5

TOTAL MARKS AWARDED

37

Course Outcomes:

1. Analyze the working of complex technical systems/blocks. (POs: 1, 3, 4)

2. Correct errors during functioning and improve the performance of complex technical

systems/blocks. (POs: 1, 3, 4)

3. Understand the importance of professional and ethical behavior in the engineering

workplace. (POs: 5)

4. Predict the effect of engineering decisions on financial matters. (POs: 1, 3, 4)

5. Appreciate the requirements for constant technology updation. (POs: 3, 4)

38

PROJECT WORK – I


Prerequisites: Nil

The students will be evaluated based on two oral presentations during the semester. In the

presentations they will have to discuss the results of their literature survey and initial

implementations of the design.

Evaluation Rubrics

Criteria Max.

Marks

Achievement Levels

Phase – I, Review – I CO

Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Introduction 5 Introduction is

not clear, or is

not technically

accurate.

Introduction is

accurate, but no

in-depth

analysis of the

domain.

Clear introduction

to the domain,

along with design

decisions and their

impacts.

CO1

Literature

Survey

10 Few sources

of low quality,

with no proper

discussion of

results.

Appropriate

discussion of

existing results,

but quality of

sources is low.

Comprehensive

list of results

presented from

recent quality

sources.

CO2

Methods

Comparison

10 Methods not

explained and

compared in

terms of

internal

implementatio

n details.

Advantages and

disadvantages

discussed, but

not with

reference to

actual methods.

Detailed

description of

existing methods,

along with their

advantages and

disadvantages.

CO3

TOTAL MARKS AWARDED

39

Course Outcomes:

1. Introduce the technical area chosen and demonstrate that the focus of the study is on a

significant problem worth investigation. (POs: 1, 3, 4)

2. Discuss existing/standard solution strategies for the problem identified and its deficiency

in the current scenario. (POs: 1, 3, 4)

3. Compare and contrast various research outcomes as part of a literature survey of quality

published academic work. (POs: 1, 3, 4)

4. Replicate existing results by choosing appropriate tools/methods. (POs: 1, 3, 4)

5. Present a technical block diagram and justify its improved performance, with respect to

existing methods, through technical arguments. (POs: 1, 3, 4)

Criteria Max.

Marks

Achievement Levels

Phase – I, Review – II CO

Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Methods

Discussion

5 No

implementatio

n level

discussion of

methods used

in literature.

Brief

discussion of

tools used and

results obtained

therein.

Detailed

discussion of tools

used and their

impact on the

quality of results

obtained in

literature sources.

CO3

Initial Results 10 Initial results

are not

complete, or

do not match

that of

existing

literature.

Proper tools

used to

generate

results, but are

not same as

existing

literature.

Suitable tools

used with

appropriate

conditions to

generate initial

results, and a

discussion of the

latter.

CO4

Technical

Block Diagram

10 Technical

block diagram

proposing

improvements

is not

technically

justified.

Block diagram

proposing

improvements

is technically

justified.

Multiple block

diagrams for

optimization are

presented, with a

detailed analysis

of the advantages

and disadvantages

of each approach.

CO5

TOTAL MARKS AWARDED

40

PROJECT WORK – II

Subject code: MVEP Credits: 0:0:25:0

Prerequisites: Nil

The students will be evaluated based on two oral presentations, in which they will present

their proposed solutions to the problem identified, and discuss the implementation details and

results obtained.

Evaluation Rubrics

Criteria Max.

Marks

Achievement Levels

Phase – II, Review – I CO

Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Methods

Discussion

10 A discussion

of methods for

optimization is

not based on

technical

arguments.

One or more

block diagrams

presented for

optimization,

but not justified

with technical

arguments.

One or more block

diagrams

presented for

optimization,

along with along

with accurate

technical

arguments for

justification.

CO1

Initial

Results

10 Results are not

matching

expectations,

or are not

complete.

Complete

results

generated, but

not an

improvement

on existing

metrics.

Complete results

generated with an

improvement over

existing

approaches due to

proposed block

diagram.

CO2

Analysis 5 No discussion

about

qualitative

nature of

results.

Results are

discussed along

with

justification for

the outcomes.

Results are

discussed with

arguments for the

qualitative nature,

and scope for

improvement.

CO3

TOTAL MARKS AWARDED

41

Course Outcomes:

1. Present different methods for improving existing performance metrics with respect to

existing literature, along with justified technical arguments. (POs: 1, 2, 3, 4)

2. Implement solutions proposed using appropriate software tools. (POs: 1, 3, 4)

3. Compare implemented solutions and choose the best possible option based on factors

such as societal impact, cost, speed, practicality etc. (POs: 1, 3, 4)

4. Perform extensive experimentation to prove hypothesis. (POs: 1, 3, 4)

5. Discuss the proposed methods pros and cons, and its applicability in different situations,

along with scope for improvement. (POs: 1, 2, 3, 4)

Criteria Max.

Marks

Achievement Levels

Phase – II, Review – II CO

Mapping Inadequate

(0% – 33 %)

Developing

(34% – 66%)

Proficient

(67% – 100%)

Marks

Awarded

Design of

Experiments

10 Few

experiments

conducted,

with no

relation to

problem

domain.

Significant

experiments

conducted, but

with no

structure and

relation to

problem

domain.

Significant

experiments

conducted, with

all relevant

parameters being

tested in an

orderly manner,

and with

relevance to

hypothesis.

CO3

Experimental

Results

10 Few results,

not covering

all cases, and

not optimizing

performance.

Performance is

moderately

optimized with

respect to

existing

approaches, but

not to the level

predicted by

block diagram.

Significant

improvement in

results, matching

predictions in

technical block

diagram.

CO4

Discussion 5 No qualitative

or quantitative

discussion of

the method,

and its key

characteristics.

Method is

discussed, but

without

arguments

justifying the

advantages and

disadvantages

of the

approach.

Method is

summarized in

detail, along with

technical

arguments

justifying the

advantages and

disadvantages of

the proposed

method.

CO5

TOTAL MARKS AWARDED

42

ELECTIVES

PHYSICS OF SEMICONDUCTOR DEVICES

Subject code: MVEE01 Credits: 3:1:0:0

Prerequisites: Solid State Devices and Circuits Contact Hours: 70


UNIT – I

Energy Bands and Charge Carriers in Semiconductors: Bonding forces in solids, Energy Bands,

Metals-Semiconductors-Insulators, Electrons and Holes, Effective mass, The Fermi Level, Electron

and Hole concentrations in Equilibrium.

UNIT – II

Conductivity and Mobility: Effects of Temperature and Doping on Mobility, The Hall Effect,

Carrier Lifetime, Direct and Indirect Recombination, Diffusion and Drift of Carriers, The Continuity

Equation, Steady State Carrier Injection.

UNIT – III

PN Junctions: Contact potential, Fermi levels and Space charge, Junction Current, carrier injection,

Time variation of stored charge, capacitance of pn junctions, Schottky Barriers, Rectifying and

Ohmic contacts, Heterojunctions.

UNIT – IV

Bipolar Junction Transistors: Fundamental operation, amplification, Terminal currents, Cutoff and

Saturation, Secondary Effects, Gummel Poon model, Capacitance and Charging time, Heterojunction

bipolar transistors.

UNIT – V

MOS Capacitor and threshold voltage: MOSFET: Output and transfer characteristics, Short

Channel I-V model, Control of Threshold Voltage, Substrate Bias Effect, Subthreshold

characteristics, Equivalent circuit, Secondary effects, Advanced MOSFET Structures.

References:

1. Ben Streetman, Sanjay Bannerjee, “Solid State Electronic Devices”, 7th

Edition, Prentice Hall

India, 2014.

2. Robert F Pierret, “Semiconductor Device Fundamentals”, 2nd

Edition, Addison Wesley, 1996.

3. Robert F Pierret, “Advanced Semiconductor Fundamentals”, 2nd

Edition, Prentice Hall, 1992.

Course Outcomes:

1. Estimate carrier concentration in semiconductors, given the type and doping level of

impurities. (POs: 3, 4)

43

2. Predict drift and diffusion carrier concentration in semiconductors. (POs: 3, 4)

3. Compute the current through a pn junction, under forward and reverse biased conditions.

(POs: 3, 4)

4. Apply basic and advanced electronics concepts to derive models for current flow in a BJT

transistor. (POs: 3, 4)

5. Employ basic and advanced electronics concepts to predict qualitative and quantitative

operating conditions of MOS transistors. (POs: 3, 4)

44

DIGITAL SYSTEM DESIGN USING HDL

Subject Code: MVEE02 Credits: 4:0:0:0

Prerequisites: Digital Electronics Contact Hours: 56


UNIT – I

Introduction and Methodology: Digital Systems and Embedded Systems, Binary representation

and Circuit Elements, Real-World Circuits, Models, Design Methodology.

Number Basics: Unsigned and Signed Integers, Fixed and Floating-point Numbers (VHDL)

UNIT – II

Sequential Basics: Storage elements, Counters, Sequential Data paths and Control, Clocked

Synchronous Timing Methodology (VHDL)

UNIT – III

Memories: Concepts, Memory Types, Error Detection and Correction. (VHDL)

UNIT – IV

Processor Basics: Embedded Computer Organization, Instruction and Data, Interfacing with

memory.

I/O interfacing: I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software.

(VERILOG)

UNIT – V

Accelerators: Concepts, case study, Verification of accelerators. (VERILOG)

Design Methodology: Design flow, Design optimization

References:

1. Peter J. Ashenden, “Digital Design: An Embedded Systems Approach using VHDL”, Elsevier,

2010.

2. Peter J. Ashenden, “Digital Design: An Embedded Systems Approach using VERILOG”,

Elsevier, 2010.

3. William I. Fletcher, “An Engineering Approach to Digital Design”, PHI, 1990.

4. John Wakerley, “Digital System Design”, Prentice Hall International, 2000.

5. M Ciletti, “Advanced Digital Design with Verilog HDL”, Indian reprint, PHI, 2012.

Course Outcomes:

45

1. Apply the concepts of VHDL modeling to design, test, and verify the operations of complex

digital logic circuits. (POs: 1, 4)

2. Design, model, test storage elements, sequential data path controllers based on signed,

unsigned, and floating point number systems with VHDL. (POs: 3, 4)

3. Design and model multiport memories and FIFO using FFs, registers, data paths, FSMs. (POs:

3, 4)

4. Apply embedded system concepts in designing hardware circuits to interface memories,

sensors to an embedded processor using Verilog HDL. (POs: 1, 4)

5. Employ CAD flow and optimization tradeoffs available for digital systems using modern

design tools suitable for ASIC/FPGA implementation. (POs: 1, 4)

46

SOC DESIGN AND VERIFICATION



Course Coordinator: Mr. Manjunath C Lakkannavar

UNIT – I

Motivation for SoC Design - Review of Moore’s law and CMOS scaling, benefits of system-on-

chip integration in terms of cost, power, and performance, Comparison of System-on-Board, System-

on-Chip, and System-in-Package, Typical goals in SoC design – cost reduction, power reduction,

design effort reduction, performance maximization.

UNIT – II

System on chip design process: A canonical SoC Design, SoC Design flow waterfall vs. spiral, top

down vs. Bottom up. Specification requirement, Types of Specification, System Design process,

System level design issues, Soft IP Vs Hard IP, hardware-software co-design, Design for timing

closure, Logic design issues Verification strategy, On chip buses and interfaces.

VLSI System Testing & Verification: Introduction, A walk through theTest Process, Reliability,

Logic Verification Principles, Silicon Debug Principles, Manufacturing Test Principles, Design for

Testability, Boundary Scan

UNIT – III

Embedded Memories: Cache memories, flash memories, embedded DRAM, cache memories,

Cache coherence, MESI protocol and Directory-based coherence.

UNIT – IV

Interconnect Architectures for SoC: Bus architecture and its limitations, Network on Chip (NOC)

topologies, Mesh-based NoC, Routing in NoC, Packet switching and wormhole routing.

UNIT – V

MP SoCs: What, Why, How MP SoCs. Techniques for designing MP SoCs, Performance and

flexibility for MP SoCs design

Self-Study: Study of various SoC architectures in different applications, Study of different design

process & methodologies used in SoC architectures, Study of various testing & verification

techniques used in SoC designs, Study of Comparison between SoC & NoC architectures, Study of

3G OMAP architecture for low power applications

47

References:

1. Sudeep Pasricha and Nikil Dutt, “On-Chip Communication Architectures: System on Chip

Interconnect”, Morgan Kaufmann Publishers, 2008.

2. Rao R. Tummala, Madhavan Swaminathan, “Introduction to System on Package SoP-

Miniaturization of the Entire System”, McGraw-Hill-2008.

3. Ahmed Amine Jeraya, Wayne Wolf, “Multiprocessor System on Chip”, Morgan Kauffmann,

2005.

4. Sung- Mo Kang, Yusuf Leblebici, “CMOS Digital Integrated Circuits”, 3rd

Edition, Tata

McGraw-hill, 1996.

5. Neil H.E. Weste, David Harris, “CMOS VLSI Design: A Circuits and System Perspective”

3rd

Edition, Addison Wesley – Pearson Education, 2004.

Course Outcomes:

1. Compare SoB, SoC and SoP for electronic product in terms of size, cost, performance and

reliability. (POs: 1, 2)

2. Analyze the top-down and bottom-up design flows, timing problems on STA, latch and flip

flop based design (POs: 2, 4)

3. Analyze high level modeling of cache memories using C. (POs: 3, 4)

4. Illustrate the bus architectures of NOCs and routing. (POs: 3, 4)

5. Define the techniques for designing MP SoCs and its performance. (POs: 4, 5)

48

AUTOMOTIVE ELECTRONICS

Course code: MVEE04 Credits: 3:0:0:1

Prerequisites: Measurements & Instrumentation Contact Hours: 98

Course Coordinator: Mrs. Flory Francis

UNIT – I

Automotive Fundamentals Overview - Four stroke cycles, Engine control, Ignition system, Spark

plug, Spark pulse generation, Ignition timing, Drive train, Transmission, Brakes steering system,

Battery, Starting system.

UNIT – II

Sensors: Oxygen (O2/EGO) sensors, Throttle angle sensor, Engine crankshaft angular position

(CKP) sensor, Magnetic reluctance position sensor, Ignition timing sensor, Hall effect position

sensor, Shielded-Field Sensor , Optical crankshaft position sensor, Manifold absolute pressure

(MAP) sensor - Strain gauge, Engine coolant temperature (ECT) sensor, Intake air temperature (IAT)

sensor, Knock sensor, Airflow rate sensor,.

UNIT – III

Exhaust after Treatment Systems: Catalytic converter, Exhaust gas recirculation (EGR),

Evaporative emission systems. Electronic engine control: Engine parameters, Variables, Engine

performance terms, Electronic fuel control systems, Electronic ignition controls, Idle speed control,

EGR control.

UNIT – IV

Communication: Serial data communication systems, GPS.

Vehicle Motion Control: Cruise control, Power brakes, Antilock brake systems, (ABS), Electronic

steering control, Power steering, electronically controlled suspension.

Automotive Instrumentation: Sampling, Measurement and signal conversion of various

parameters.

UNIT – V

Integrated Body: Electronic HVAC systems.

Automotive Diagnostics: Timing light, Engine analyzer, On-board diagnostics, off-board

diagnostics, Expert systems.

Future Automotive Electronic Systems: Collision avoidance radar warning systems, Low tire

pressure warning system, Navigation, Advance driver information system.

49

Self-Study: Air/Fuel system - Fuel handling, Air intake system, Air/Fuel management, MAP:

capacitor capsule, Engine speed sensor, Protection, Remote keyless entry, Traction control, Safety

systems – Interior safety, Entertainment systems, Alternative fuel engines, climate control

References:

1. William B. Ribbens, “Understanding Automotive Electronics”, 6th

Edition, SAMS/Elsevier

publishing, 2002.

2. Robert Bosch Gmbh, “Automotive Electrics, Automotive Electronics Systems and Components”,

5th

Edition, John Wiley and Sons Ltd., 2007.

Course Outcomes:

1. Explain fundamentals of automotive electronics (PO: 3)

2. Identify and select sensors and actuators for different applications (PO: 1)

3. Analyze exhaust after-treatment systems, engine control systems and ignition control system

(PO: 3)

4. Apply the knowledge of electronics in vehicle motion control systems and automatic

instrumentation (PO: 1, 3)

5. Describe the automotive diagnostics and future automotive electronic systems. (PO: 1)

50

CMOS RF CIRCUITS AND MEMS


Pre-requisites: RF Fundamentals, CMOS Circuits Contact Hours: 56


UNIT – I

Introduction to RF Design and Wireless Technology: Design and Applications, Complexity and

Choice of Technology. Basic concepts in RF design: Nonlinearly and Time Variance, random

processes and noise, Sensitivity and dynamic range.

UNIT – II

RF Modulation: Analog and digital modulation of RF circuits, Comparison of various techniques

for power efficiency, Coherent and non-coherent detection, Mobile RF communication and basics of

Multiple Access techniques.

UNIT – III

BJT and MOSFET Behavior at RF Frequencies: BJT and MOSFET behavior at RF frequencies,

modeling of the transistors and SPICE model, Noise performance and limitations of devices.

UNIT – IV

RF MEMS Switches and micro – relays: Switch Parameters, Basics of Switching, Switches for RF

and microwave Applications, Actuation mechanisms RF Design. MEMS Inductors and capacitors:

Effect of inductor layout, reduction of stray capacitance of planar inductors, approaches for

improving quality factor, MEMS capacitor: gap tuning and area tuning and dielectric tunable

capacitors.

UNIT – V

Micromachined RF Filters and Phase shifters: RF Filters, Micromechanical Filters,

Micromachined Filters for Millimeter Wave frequencies, Micromachined Phase Shifters, Types and

Limitations, MEMS and Ferroelectric Phase shifters Applications.

References:

1. B. Razavi, “RF Microelectronics”, PHI, 1998.

2. R. Jacob Baker, H. W. Li, D. E. Boyce, “CMOS Circuit Design, Layout and Simulation”, PHI,

1998.

3. Thomas H. Lee, “Design of CMOS RF Integrated Circuits”, Cambridge University Press 1998.

4. V K Varadan. K J Vinoy, K. A. Jose, “RF MEMS and Their Applications”, John Wiley, 2003.

51

5. J De Los Santos, “RF MEMS Circuit Design”, Artech House, 2002.

6. Gabriel M. Rebeiz, “RF MEMS: Theory, Design and Technology”, John Wiley, 2003

Course Outcomes:

1. Recall the basic concepts of RF circuits. (POs: 3, 4)

2. Appreciate the tradeoffs in circuit architectures and how they translate to RF systems

parameters like noise figure, IIP3 and phase noise. (POs: 3, 4)

3. Analyze the behavior of BJT and MOSFET at RF frequencies. (POs: 3, 4)

4. Design RF MEMS switches, inductors and capacitors. (POs: 3, 4)

5. Describe various fabrication techniques involved in all RF MEMS components. (POs: 3, 4)

52

ASIC DESIGN


Prerequisites: Digital Electronics, HDL Contact Hours: 56


UNIT – I

Introduction: Full custom with ASIC, Semi-custom ASICs, standard cell based ASIC, Gate array

based ASIC, channeled gate array, channel less gate array, structured gate array, Programmable logic

device, FPGA Design Flow, ASIC cell libraries.

UNIT – II

Data Logic Cells: Data path elements, Adders, Multipliers, Arithmetic operators, I/O Cell, Cell

compilers

ASIC Library Design: Logical effort, practicing delay, logical area and logical efficiency, logical

paths, multi stage cells, optimum delay, optimum no of stages, library cell design.

UNIT – III

Low Level Design Entry: Schematic entry, Hierarchical design, cell library, Names, Schematic,

Icons and symbols, Nets, Schematic entry for ASICs, Connections, vectored instances and buses, edit

in place attributes, Netlist, screener, Back annotation.

UNIT – IV

Programmable ASIC: Programmable ASIC logic cell, ASIC I/O cell. Brief Introduction to Low

Level Design Language: An introduction to EDIF, PLA Tools, an introduction to CFI design

representation, Half gate ASIC, Introduction to synthesis and simulation.

UNIT – V

ASIC Construction Floor Planning and Placement and Routing: Physical Design, CAD Tools,

System Partitioning, Estimating ASIC Size, Partitioning methods, Floor Planning Tools, I/O and

power planning, clock planning, Placement algorithms, iterative placement improvement, Time

driven placement methods, Physical Design flow global routing, local routing, Detail routing, Special

routing, circuit extraction and DRC.

References:

1. M J S Smith, “Application Specific Integrated Circuits”, Pearson Education, 2003.

2. Neil H. E. Weste, David Harris, Ayan Banerjee, “CMOS VLSI Design: A Circuits and Systems

Perspective”, 3rd

Edition, Addison Wesley/ Pearson Education, 2011.

3. Vikram Arkalgud Chandrasetty, “VLSI Design: A Practical Guide for FPGA and ASIC

Implementations”, Springer, 2011.

53

4. Rakesh Chadha, J. Bhasker, “An ASIC Low Power Primer: Analysis, Techniques and

Specification”, Springer Publications, 2015

Course Outcomes:

1. Describe the concepts of ASIC design methodology, data path elements and FPGA architectures.

(PO: 4)

2. Design data path elements for ASIC cell libraries and compute optimum path delay (PO: 4)

3. Employ industry synthesis tools to achieve desired objectives. (POs: 1, 2, 3, 5)

4. Analyze the design of FPGAs and ASICs suitable for specific tasks, perform design entry and

explain the physical design flow. (POs: 1, 3, 4)

5. Create floor plan including partition and routing with the use of CAD algorithms. (PO: 4)

http://www.amazon.in/Rakesh-Chadha/e/B009WSDV6G/ref=dp_byline_cont_book_1

http://www.amazon.in/s/ref=dp_byline_sr_book_2?ie=UTF8&field-author=J.+Bhasker&search-alias=stripbooks

54

VLSI DESIGN VERIFICATION


Prerequisites: HDL, VLSI Design and Circuits Contact Hours: 70

Course Coordinator: Mrs. A. R. Priyarenjini

UNIT – I

Importance of Design Verification: Verification, Test bench, Importance of verification,

Reconvergence model, Formal verification, Equivalence checking, Model checking, Functional

verification.

Functional verification approaches: Black box verification, white box verification, grey box

verification. Testing versus verification: scan based testing, design for verification, Verification

reuse, cost of verification.

UNIT – II

Verification Tools: Linting tools: Limitations of linting tools, linting verilog source code, linting

VHDL source code, linting OpenVera & e source code, code reviews. Simulators: Stimulus and

response, Event based simulation, cycle based simulation, Co-simulators, verification intellectual

property: hardware modelers, waveform viewers, Code Coverage: statement coverage, path

coverage, expression coverage, FSM coverage, meaning of 100% coverage , Functional coverage:

Item Coverage, cross coverage, Transition coverage, and meaning of 100% functional, Verification

languages: Assertions: simulation based assertions, formal assertions proving. Metrics: Code related

metrics, Quality related metrics, interpreting metrics.

UNIT – III

The verification plan: The role of verification plan: specifying the verification plan, defining the

first success. Levels of verification: unit level verification, reusable components verification, ASIC

and FPGA verification, system level verification, board level verification, verifying strategies,

verifying responses, From specification to features: component level feature, system level features,

Error types to look for?, prioritize, design for verification. Directed test bench approaches group into

test cases, from test cases to test benches, measuring progress. Coverage driven random based

approach: Measuring progress, from features to functional coverage, from features to test bench,

from features to generators, directed test cases.

Static Timing Verification: Concept of static timing analysis, Cross talk and noise, Limitations of

STA. slew of a waveform, Skew between the signals, Timing arcs and innateness, Min and Max

timing paths, clock domains, operating conditions, critical path analysis, false paths, Timing models.

55

UNIT – IV

Behavioral HDLS: Behavioral VS RTL thinking, Contrasting the approaches, maintainable robust

code, optimizing, Structure of behavioral code, Data abstraction, HDL parallel engine, portability

issues.

Stimulus and response: Simple stimulus, Verifying the output, Self-checking test benches,

Complex stimulus, Complex response, Predicting the output.

UNIT – V

Architecting test benches: Reusable verification components, Verilog implementation, VHDL

implementation, Autonomous generation and monitoring, Input and output paths, Verifying

configurable designs.

Simulation management: Behavioral models, performance of a test bench, Managing simulations,

SDF back annotation, Regression.

References:

1. Janick Bergeron, “Writing Test benches: Functional Verification of HDL models”, 2nd

Edition,

Kluwer Academic Publishers, 2003.

2. Jayaram Bhasker, Rakesh Chadha, “Static Timing Analysis for Nanometer Designs: A Practical

Approach”, Springer Publications, 2009.

Course Outcomes:

1. Appreciate the importance of verification in VLSI design and linting tools. (POs: 3, 4)

2. Appreciate code coverage and function coverage and importance of static timing analysis.

(POs: 3, 4)

3. Differentiate between different levels of verification. (POs: 3, 4)

4. Perform physical design verification in their design. (POs: 3, 4)

5. Investigate SoC integration problem and formal verification methods. (POs: 3, 4)

56

ADVANCED DIGITAL SIGNAL PROCESSING


Prerequisites: Digital Signal Processing Contact Hours: 70

Course Coordinator: Prof. Maya V Karki

UNIT – I

Introduction to Discrete Fourier Transform: Signals, Systems and Signal processing,

Classification of signals, concept of Frequency in continuous-time and discrete-time signals, Analog

to Digital and Digital to Analog conversion, Frequency domain sampling: Discrete Fourier

Transform, Properties of DFT, Linear Filtering methods based on DFT.

UNIT – II

Digital Filter Implementation: Elementary Operations, State space realization of Digital Filters,

Robust implementation of Digital Filters: Lattice implementation of FIR and IIR filters, Robust

implementation of equiripple FIR filters.

UNIT – III

Multirate Digital Signal Processing: Introduction, Decimation by a factor D, Interpolation by a

factor I, Sampling rate conversion by a rational factor I/D, Filter design and implementation for

sampling rate conversion: Direct form FIR Filter structures, Polyphase Filter Structures, Time variant

Filter structures, Multistage implementation of sampling rate conversion.

UNIT – IV

Sampling Rate Conversion and Applications: Sampling rate conversion of Bandpass signals:

Decimation and interpolation by Frequency conversion, Modulation-Free method for Decimation

and Interpolation, Sampling rate conversion by an arbitrary factor: First order approximation, second

order approximation

Applications of Multirate Signal Processing: Design of Phase Shifters, Interfacing of Digital

Systems with different sampling rates, Implementation of Narrowband Lowpass Filters,

Implementation of Digital Filter Banks, Subband Coding of Speech Signals, Quadrature Mirror

Filters.

UNIT – V

Adaptive Filters: Introduction, Concepts of adaptive filtering, Basic Wiener filter theory, LMS

adaptive algorithm: Implementation and practical limitations of LMS algorithm, Recursive least

squares algorithm and its limitations, Applications of adaptive filtering.

References:

1. Proakis, Manolakis, “Digital Signal Processing”, 3rd

Edition, Prentice Hall, 1996.

2. Roberto Cristi, “Modern Digital Signal Processing”, Cengage Publishers, India, 2003.

57

3. S. K. Mitra, “Digital Signal Processing: A Computer Based Approach”, 3rd

Edition, Tata

McGraw Hill, India, 2007.

4. E. C. Ifeachor and B W Jarvis, “Digital Signal Processing: A Practitioners Approach”, 2nd

Edition, Pearson Education, India, 2002.

Course Outcomes:

1. Apply DFT in filtering of long data sequences. (POs: 1, 3, 4)

2. Design and implement digital filters on a DSP. (POs: 1, 3, 4)

3. Describe decimation, interpolation and sampling rate conversion in time and frequency domain.

(POs: 1, 3, 4)

4. Apply up sampling, down sampling and sampling rate conversion techniques in audio signal

processing, data compression in subband coding and implementation of high performance

filtering operations. (POs: 1, 3, 4)

5. Apply adaptive filters in system identification, signal modeling, spectrum estimation, noise

cancellation and adaptive equalization. (POs: 1, 3, 4)

58

MICRO AND SMART SYSTEMS TECHNOLOGY



Course Coordinator: Mrs. Lakshmi S

UNIT – I

Introduction: Introduction to micro systems, smart materials, structures and systems. Micro and

smart devices and systems: transduction principles – electrostatic sensing and actuation, thermal

sensing and actuation, piezo resistive sensor, piezoelectric sensing and actuation and magnetic

actuation, scaling effects.

UNIT – II

Micro Fabrication and Micro Manufacturing: Introduction, Fabrication Processes, Thin Film

Deposition, Lithography, Etching, Si Micro Machining, Surface and Bulk Micromachining, Thick

Film Processing And Specialized Materials

UNIT – III

Modeling: Mechanical concepts – stress and strain, flexural beam bending analysis under simple

loading conditions, analysis of beams under simple loading, torsional deflections, residual stresses

and stress gradient, resonant frequency and quality factor, introduction to coupled domain concepts

UNIT – IV

Electronics, Control, Integration, Packaging And Cad Tools For Smart And Micro Systems:

Semiconductor Devices, Electronic Amplifiers, Signal Conditioning, Control Theory For Smart

Systems, Integration And Packaging, Cad Tools – Intellisuite, Comsol and Matlab Based

Simulations of MEMS Devices

UNIT – V

Applications: Case studies – silicon capacitive accelerometer, piezo-resistive pressure sensor, blood

analyzer, conductometric gas sensor, silicon micro-mirror arrays, piezo-electric based inkjet print

head, electrostatic comb-drive and magnetic micro relay, portable clinical analyzer, active noise

control in a helicopter cabin.

List of Experiments:

BEL pressure sensor

Active vibration control

CAD tools (comsol and intellisuite)

References:

1. G. K. Ananthasuresh, K. J. Vinoy, S. Gopalakrishnan, K. N. Bhat, V. K. Aatre, “Micro and

Smart Systems”, Wiley India, 2010.

59

2. T. R. Hsu, “MEMS and Microsystems Design and Manufacturing”, 2nd

Edition, Tata McGraw

Hill, 2008.

3. Chang Liu, “Foundations of MEMS”, Pearson International Edition, 2006.

4. S. D. Senturia, “Micro System Design”, Springer International Edition, 2001.

Course outcomes:

1. Know the significance and analyze scaling laws. (POs: 3, 4)

2. Describe the operation of various practical MEMS systems. (POs: 3, 4)

3. Analyze the mechanical aspects of a MEMS system. (POs: 3, 4)

4. Analyze the electrical and electronics aspects of MEMS system. (POs: 3, 4)

5. Describe various fabrication and packaging techniques for MEMS devices. (POs: 3, 4)

60

IMAGE AND VIDEO PROCESSING


Prerequisites: Digital Signal Processing Contact Hours: 70

Course Coordinator: Prof. K. Indira

UNIT – I

Introduction to 2D systems: 2D systems, Mathematical preliminaries – Fourier Transform, Z

Transform, Optical & Modulation transfer function, Matrix theory, Random signals, Discrete

Random fields, Spectral density function, 2D sampling theory, Limitations in sampling &

reconstruction, Quantization, Optimal quantizer, Compander, Visual quantization.

UNIT – II

Image Transforms: Introduction, 2D orthogonal & unitary transforms, Properties of unitary

transforms, DFT, DCT, DST, Hadamard, Haar, Slant, KLT, SVD transform.

UNIT – III

Image Enhancement: Point operations, Histogram modeling, spatial operations, Transform

operations, Multi-spectral image enhancement, false color and Pseudo-color, Color Image

enhancement.

UNIT – IV

Image Filtering and Restoration: Image observation models, Inverse & Wiener filtering, Fourier

Domain filters, Smoothing splines and interpolation, Least squares filters, generalized inverse, SVD

and Iterative methods, Maximum entropy restoration, Bayesian methods, Coordinate transformation

& geometric correction, Blind de-convolution.

UNIT – V

Image Analysis, Computer Vision and Video Processing: Spatial feature extraction, Transform

features, Edge detection, Boundary Extraction, Boundary representation, Region representation,

Moment representation, Structure, Shape features, Texture, Scene matching & detection, Image

segmentation, Classification Techniques. Representation of Digital Video – Analog and digital

video, Models for time-varying images, time-space sampling, conversion between sampling

structures.

Laboratory Experiments:

Implementation in MATLAB

1. Image Sampling and Quantization.

2. Contrast enhancement, Histogram equalization, Histogram specification, Edge detection

3. Image filtering – LPF, HPF, BPF and Transforms.

4. Reading, displaying and processing video

61

5. Background subtraction, motion detection

6. Content based image retrieval, Object classification and tracking

References:

1. A. K. Jain, “Fundamentals of Digital Image Processing," Pearson Education (Asia) Pvt.

Ltd./Prentice Hall of India, 2004.

2. M. Sonka, V. Hlavac, R. Boyle, “Image Processing, Analysis and Machine Vision,” 3rd

Edition,

Thomson – Brooks Cole, 1999.

3. Z. Li and M.S. Drew, “Fundamentals of Multimedia,” Pearson Education (Asia) Pvt. Ltd.,

2004.

4. R. C. Gonzalez and R. E. Woods, “Digital Image Processing,” 3rd

Edition, Pearson Education

(Asia) Pte. Ltd/Prentice Hall of India, 2009.

5. William K. Pratt, “Digital Image Processing”, Wiley Interscience, 2007.

6. M. Tekalp, “Digital Video Processing,” Prentice Hall, USA, 1995.

Course Outcomes:

1. Analyze the effect of sampling and quantization on an N x N image. (POs: 3, 4)

2. Describe various unitary transforms. (POs: 1, 3, 4)

3. Design image enhancement technique using histogram modeling. (POs: 1, 3, 4)

4. Evaluate the methodologies for image filtering and restoration. (POs: 1, 3, 4)

5. Apply image processing algorithms for segmentation, classification and digital video.

(POs: 1, 3, 4)

62

VLSI DESIGN AUTOMATION


Prerequisites: Digital Circuits Contact Hours: 70


UNIT – I

Introduction to VLSI Design Methodologies: Review of Data structures and algorithms, Review of

VLSI Design automation tools, Algorithmic Graph Theory and Computational Complexity,

Tractable and Intractable problems, general purpose methods for combinatorial optimization.

VLSI Automation Algorithms: Partitioning: Problem formulation, classification of partitioning

algorithms, Group migration algorithms, simulated annealing & evolution, other partitioning

algorithms.

UNIT – II

Placement, Floor Planning & Pin Assignment: Problem formulation, simulation base placement

algorithms, other placement algorithms, constraint based floor planning, floor planning algorithms

for mixed block & cell design. General & channel pin assignment

UNIT – III

Global Routing: Problem formulation, classification of global routing algorithms, Maze routing

algorithm, line probe algorithm, Steiner Tree based algorithms.

UNIT – IV

Detailed Routing: Problem formulation, classification of routing algorithms, single layer routing

algorithms, two layer channel routing algorithms, three layer channel routing algorithms, and

switchbox routing algorithms.

Compaction: problem formulation, one-dimensional compaction.

UNIT – V

Logic Synthesis & Verification: Introduction to combinational logic synthesis, Binary Decision

Diagram, Hardware models for High-level synthesis.

References:

1. Naveed Shervani, “Algorithms for VLSI Physical Design Automation”, 2nd

Edition, Kluwer

Academic Publishers, 1995.

2. S. H. Gerez, “Algorithms for VLSI Design Automation”, John Wiley, 1998.

3. Christoph Meinel, Thorsten Theobold, “Algorithms and Data Structures for VLSI Design”,

KAP, 2002.

63

4. Majid Sarrafzadeh, C. K. Wong, “An Introduction to VLSI Physical Design”, McGraw Hill,

1996.

5. G. De Micheli, “Synthesis and Optimization of Digital Circuits”, McGraw-Hill, 1994.

Course Outcomes:

1. Analyze physical design problems including partitioning, floor planning, placement and routing

of VLSI circuits.(POs: 3, 4)

2. Employ appropriate algorithms for particular criteria like performance, memory usage, and

appearance.(POs: 3, 4)

3. Decompose large mapping problem into pieces, including logic optimization, covering,

scheduling, retiming, assignment, partitioning, placement, routing. (POs: 3, 4)

4. Write C++ programs for VLSI design automation problem.(POs: 3, 4)

5. Implement design automation algorithms. (POs: 3, 4)

http://www.google.co.in/search?tbo=p&tbm=bks&q=inauthor:%22Majid+Sarrafzadeh%22

http://www.google.co.in/search?tbo=p&tbm=bks&q=inauthor:%22C.+K.+Wong%22

64

SYNTHESIS AND OPTIMIZATION OF DIGITAL CIRCUITS


Prerequisites: Digital Electronics Contact Hours: 98


UNIT – I

Introduction: Microelectronics, semiconductor technologies and circuit taxonomy, Microelectronic

design styles, computer aided synthesis and optimization, Boolean algebra and Applications.

UNIT – II

Testing: Simulation, Types of simulators, basic components of a simulator, fault simulation

Techniques, Automatic test pattern generation methods (ATPG), design for Testability (DFT)

techniques.

UNIT – III

Two level combinational logic optimization: Logic optimization, principles, operation on two level

logic covers, algorithms for logic minimization, symbolic minimization and encoding problems,

minimization of Boolean relations.

UNIT – IV

Multiple level combinational optimizations: Models and transformations for combinational

networks, algebraic model, Synthesis of testable network, algorithm for delay evaluation and

optimization, rule based system for logic optimization.

Sequential circuit optimization: Sequential circuit optimization using state based models,

sequential circuit optimization using network models.

UNIT – V

Schedule Algorithms: A model for scheduling problems, Scheduling with resource and without

resource constraints, Scheduling algorithms for extended sequencing models, Scheduling Pipe lined

circuits.

Cell library binding: Problem formulation and analysis, algorithms for library binding, specific

problems and algorithms for library binding (lookup table FPGAs and Antifuse based FPGAs), rule

based library binding.

Self-Study: Application of LFSR for response compaction, and random number generation, Discrete

event simulation – analysis of the event queue in Verilog and VHDL, Analysis of the Espresso Logic

Minimization Algorithm, Sequencing of Flip-Flops, Algorithms for model binding in cell based

design styles.

65

References:

1. Giovanni De Micheli, “Synthesis and Optimization of Digital Circuits,” Tata McGraw-Hill,

2003.

2. Srinivas Devadas, Abhijit Ghosh, and Kurt Keutzer, “Logic Synthesis”, McGraw-Hill, USA,

1994.

3. Kevin Skahill, “VHDL for Programmable Logic”, Pearson Education, 2000.

4. Samir Palnitkar, “Verilog HDL”, Pearson Education, 2005.

Course Outcomes:

1. Employ the knowledge of data structures and algorithms in modern logic synthesis tools.

(POs: 1, 3, 4)

2. Understand the basic components of simulator, ATPE and DFT techniques. (POs: 1, 3, 4)

3. Employ optimization techniques to minimize two level& multiple level circuits. (POs: 1, 3, 4)

4. Analyze and synthesize sequential circuits. (POs: 1, 3, 4)

5. Apply algorithms for library binding to optimize the circuit with respect to speed and area.

(POs: 1, 3, 4)

66

RF AND MICROWAVE CIRCUIT DESIGN


Prerequisites: Microwave Circuits and Devices Contact Hours: 70

Course Coordinator: Mrs. Sujatha B

UNIT – I

Introduction to Radio Frequency and Microwave Concepts and Applications: Reasons for

Using RF/Microwaves, RF/Microwave Applications, Radio Frequency (RF) Waves, RF and

Microwave (MW) Circuit Design, Unchanging Fundamental versus the Ever-Evolving Structure,

General Active-Circuit Block Diagrams.

RF Electronics Concepts: RF/Microwaves versus DC or Low AC Signals, EM Spectrum.

Wavelength and Frequency, Introduction to Component Basics, Resonant Circuits, Analysis of a

Simple Circuit in Phasor Domain, Impedance Transformers, RF Impedance Matching, Three-

Element Matching.

Fundamental Concepts in Wave Propagation: Qualities of Energy, Definition of a Wave,

Mathematical form of propagating waves, Properties of Waves, Transmission Media, Microstrip

Line.

Circuit Representations of Two-Port RF/Microwave Networks: Low-Frequency Parameters,

High-Frequency Parameters, Formulation of the S-Parameters, Properties of S-Parameters, Shifting

Reference Planes, Transmission Matrix, Generalized Scattering Parameters, Signal Flow Graphs.

UNIT – II

The Smith Chart: Derivation of Smith Chart, Description of two types of Smith Charts, Smith

Chart's Circular Scales, Smith Chart's Radial Scales, Normalized Impedance – Admittance (ZY)

Smith Chart.

Applications of The Smith Chart: Distributed Circuit Applications, Lumped Element Circuit

Applications, Foster's Reactance Theorem.

Design of Matching Networks: Definition of Impedance Matching, Selection of a Matching

Network, Goal of Impedance Matching, Design of Matching Circuits using Lumped Elements,

Matching Network Design using Distributed Elements.

UNIT – III

Stability Considerations in Active Networks: Stability Circles, Graphical Solution of Stability

Criteria, Analytical Solution of Stability Criteria, Potentially Unstable Case.

67

Gain Considerations in Amplifiers: Power gain concepts, Unilateral Transistor, Mismatch Factor,

Input and Output VSWR, Maximum Gain Design, Constant Gain Circles, Unilateral Figure of Merit,

Bilateral Case

Noise Considerations in Active Networks: Importance of Noise, Noise Definition, Sources of

Noise, Thermal Noise Analysis, Noise Model of a Noisy Resistor, Equivalent Noise Temperature,

Definition of Noise Figure, Noise Figure of Cascaded Networks, Constant Noise Figure Circles.

UNIT – IV

RF/Microwave Amplifiers – Small-Signal Design: Types of Amplifiers, Small-Signal Amplifiers,

Design of different types of Amplifiers, Multistage Small-Signal Amplifier Design.

RF/Microwave Amplifiers – Large-Signal Design: High-Power Amplifiers, Large-Signal

Amplifier Design, Microwave Power Combining/Dividing Techniques, Signal Distortion due to

Intermodulation Products, Multistage Amplifiers: Large-Signal Design.

RF/Microwave Oscillator Design: Oscillator versus Amplifier Design, Oscillation Conditions,

Design of Transistor Oscillators, Generator-Tuning Networks.

RF/Microwave Frequency Conversion – Rectifier and Detector Design: Small-Signal Analysis of

a Diode, Diode Applications in Detector Circuits, Detector Losses, Effect of Matching Network on

the Voltage Sensitivity, Detector Design.

UNIT – V

RF/Microwave Frequency Conversion – Mixer Design: Mixer types, Conversion Loss for SSB

Mixers, SSB versus DSB Mixers: Conversion Loss and Noise Figure, One-Diode (or Single-Ended)

Mixers, Two-Diode Mixers, Four Diode Mixers, Eight-Diode Mixers.

RF/Microwave Control Circuit Design: PN Junction Devices, Switch Configurations, Phase

Shifters, Digital Phase Shifters, Semiconductor Phase Shifters, PIN Diode Attenuators.

RF/Microwave Integrated Circuit Design: Microwave Integrated Circuits, MIC Materials, Types

of MICs, Hybrid versus Monolithic MICs, Chip Mathematics

References:

1. Matthew M. Radmanesh, “Radio Frequency and Microwave Electronics Illustrated”, Pearson

Education (Asia) Pvt. Ltd., 2004.

2. Reinhold Ludwig and Pavel Bretchko, “RF Circuit Design: Theory and Applications”, Pearson

Education (Asia) Pvt. Ltd., 2004.

68

Course Outcomes:

1. Recall RF and microwave active circuit concepts such as amplifiers and oscillators and apply

them in the design of frequency converters, matching networks, distributed and lumped

element circuit applications. (POs: 1, 3, 4)

2. Become familiar with the use of the Smith Chart to simplify analysis of complex design

problems. (POs: 1, 3, 4)

3. Appreciate the concepts of control circuits in RF and microwave systems. (POs: 1, 3, 4)

4. Analyze RF and Microwave Integrated Circuits with reference to Frequency Conversion,

Rectifier and Detector, Circulators, Gyrators and Isolators. (POs: 1, 3, 4)

5. Explore the novel use of live math in RF/Microwave circuit analysis and design. (POs: 1, 3, 4)

69

PHYSICAL VLSI DESIGN


Prerequisites: VLSI Design Contact Hours: 98


UNIT – I

Netlist Partition Algorithms: Introduction to Electronic Design Automation, Algorithms and

Complexity, Graph Theory Terminology, Introduction to Netlists and System Partitioning,

Partitioning Algorithms: Kernighan-Lin algorithm.

UNIT – II

Chip Planning: Introduction, Optimization goals in Floor planning, Floor plan representations,

Floor planning algorithms: Floor plan sizing, cluster growth, simulated annealing, Pin assignment,

Power and ground Routing: design of power-ground distribution network, mesh routing.

UNIT – III

Global Placement and Routing: Introduction and objectives of placement, Global placement

algorithms: min-cut placement, analytic placement, simulated annealing, Routing terminology and

goals, Single-Net Routing: rectilinear routing, Dijsktra’s algorithm, A*, Full net routing and Rip-up

and Re-route.

UNIT – IV

Detailed and Specialized Routing: Building the Horizontal and Vertical Constraint Graphs, Left

edge algorithm, dog-legging, Switchbox routing, Introduction to area routing, Non-Manhattan

routing, Routing in clock networks, clock-tree synthesis.

UNIT – V

Timing Closure: Introduction, Static Timing Analysis, Zero-slack algorithm, Timing driven

placement, Timing driven routing, Physical synthesis, Performance Driven Design Flow.

Self-study: Partitioning with the Fiduccia-Matheysis algorithm, integrated floor planning algorithms,

Modern placement algorithms, Global routing in a connectivity graph, Modern global routing, over

the cell routing algorithms, Embedding STA into linear programming for placement.

References:

1. Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu, “VLSI Physical Design: From Graph

Partitioning to Timing Closure”, 1st Edition, Springer Publishers, 2011

2. Sadiq M Sait and Habib Youssef, “VLSI Physical Design Automation”, 1st Edition, World

Scientific Publishing, 1995.

3. Navid A Sherwani, “Algorithms for VLSI Physical Design Automation”, 3rd

Edition, Springer

Publishers, 2005.

70

Course Outcomes:

1. Apply basic partitioning algorithms to netlists. (POs: 3, 4)

2. Compute the area using different floor planning algorithms. (POs: 3, 4)

3. Predict the cost on the resultant wiring due to different place and route algorithms. (POs: 3, 4)

4. Apply routing algorithms as applied to interconnect and clock networks. (POs: 3, 4)

5. Choose appropriate interconnections in the presence of timing constraints. (POs: 3, 4)

71

ADVANCED COMPUTER ARCHITECTURE


Prerequisites: Digital Circuits Contact Hours: 70


UNIT – I

Instruction Set: Introduction, Operations and operands of computer hardware, Representing

instructions in the computer, Decision making, Introduction to compilers, compilers and

optimization, Arrays versus pointers.

UNIT – II

Computer Arithmetic: Introduction, Signed and Unsigned numbers, Addition and Subtraction,

Multiplication, Division, Floating point operators, Floating point representation, Floating point

addition and multiplication.

UNIT – III

Processor – Data path and Control: Introduction, Logic Design Conventions, Building a data path,

Implementation schemes – single and multiple cycle, Exception handling, Digital design using a

Hardware Description Language.

UNIT – IV

Enhancing Performance with Pipelining: Overview of pipelining, Pipelining a data path,

Pipelining control, Data hazards and forwarding, Branch hazards, Using a Hardware Description

Language to model a pipeline, Exceptions, Advanced pipelining.

UNIT – V

Memory Hierarchy: Introduction, Basics of Caches, Measuring and improving Cache performance:

reducing cache misses, associativity in caches, locating a block in the cache, Multilevel caches,

Virtual Memory, Framework for memory hierarchy.

References:

1. John Hennessey and David A Patterson, “Computer Organization and Design”, 5th

Edition,

Morgan Kaufmann, 2013.

2. William Stallings, “Computer Organization and Architecture”, 10th


2015.

3. Shen J P and Lipasti M H, “Modern Processor Design”, 1st

Edition, Tata McGraw Hill, 2013.

4. John Hennessey and David A Patterson, “Computer Architecture: A Quantitative Approach”, 5th

Edition, Morgan Kaufmann, 2003.

5. Kai Hwang and Faye A Briggs, “Computer Architecture and Parallel Processing”, McGraw Hill,

2012.

72

Course Outcomes:

1. Predict the effects of instruction set complexity on speed and size of digital implementations.

(POs: 3, 4)

2. Describe the various blocks in implementing arithmetic circuits using digital logic. (POs: 3, 4)

3. Discuss the various components required for the construction of a processor data path and control

units. (POs: 3, 4)

4. Use pipelining to improve existing architectures. (POs: 3, 4)

5. Describe the methods to reduce memory bottlenecks in processor architectures. (POs: 3, 4)

73

ADVANCED DIGITAL LOGIC VERIFICATION


Prerequisites: Digital System Design using HDL Contact Hours: 70


UNIT – I

Verification Concepts: Concepts of Verification, Importance of verification, Stimulus vs

Verification, Test bench generation, Functional verification approaches, Typical verification flow,

Stimulus generation, Direct testing, Coverage: Code coverage and Functional coverage, Coverage

plan.

UNIT – II

System Verilog – language constructs: System Verilog Constructs- Data types: Two state data,

Strings, Arrays: Queues, Dynamic and Associative Arrays, Structs, Enumerated types. Program

blocks, modules, interfaces, Clocking ports, Mod ports.

UNIT – III

System Verilog – Classes and Randomization: SV classes: Language evolution, Classes and

Objects, Class Variables and Methods, Class Instantiation, Inheritance and Encapsulation,

Polymorphism.

Randomization: Directed vs Random Testing, Randomization: Constraint driven Randomization.

UNIT – IV

System Verilog – Assertions and Coverage: Assertions: Introduction to assertion based

verification, Immediate and concurrent assertions, Coverage driven assertion: Motivation, types of

coverage, Cover group, Cover point, Cross coverage, Concepts of binning and event sampling.

UNIT – V

Building Test bench: Layered test bench architecture, Introduction to Universal verification

methodology, Overview of UVM, Base classes and simulation phases in UVM and UVM macros,

Unified messaging in UVM, UVM environment structure, Connecting DUT-Virtual Interface.

List of Experiments:

Laboratories are scheduled for modeling and verification of digital combinational and sequential

circuits using Cadence Incisive simulator.

1. Use of EDA tools for Verification – Introduction

2. Digital Combinational Circuit Modeling and Verification using System Verilog

74

3. Digital Sequential Circuit Modeling and Verification using System Verilog.

4. Modeling and Verification of Serial Adder as Mealy FSM using System Verilog.

5. Modeling and Verification of Serial Adder as Moore FSM using System Verilog.

6. Modeling and Verification of Serial Subtractor as Mealy FSM using System Verilog.

7. Modeling and Verification of Serial Subtractor as Moore FSM using System Verilog.

8. Modeling and Verification of Overlapped Sequence detector as FSM using System Verilog.

9. Modeling and Verification of Non Overlapped Sequence detector as FSM using System Verilog.

10. Testing of System Verilog RTL by developing the System Verilog Test Bench Environment

using interface with clocking block and modport constructors.

11. Testing of System Verilog RTL by developing the System Verilog Constrained Randomized Test

Bench Environment.

12. Testing of System Verilog RTL by developing the System Verilog Assertion based Randomized

Testbench.

13. Testing of System Verilog RTL by developing the System Verilog Layered Testbench

Architecture.

References:

1. System Verilog LRM

2. Chris Spear, Greogory J Tumbush, “System Verilog for Verification – A guide to learning test

bench language features”, Springer, 2012.

3. Sasan Iman, “Step by Step Functional Verification with System Verilog and OVM”, Hansen

Brown Publishing, 2008.

Tools:

NCVerilog, NCSim,VCSMX for Sytem Verilog

Reference Websites:

www.asic-world.com

www.testbench.in

Online material:

Seer recordings

Course Outcomes:

1. Understand the principle of verification. (POs: 1, 4)

2. Employ OOPS concepts in System Verilog. (POs: 1, 3, 4)

3. Develop basic verification environment using System Verilog. (POs: 1, 3, 4)

4. Create random stimulus and track functional coverage using System Verilog. (POs: 1, 3, 4)

5. Understand the concepts of layered test bench architecture and its components. (POs: 1, 3, 4)

http://www.asic-world.com/

http://www.testbench.in/

curriculum for the batch 2017 2019 department of ... department of electronics and communication was...

Documents