dezső sima spring 2008 (ver. 1.0) sima dezső, 2008 multisocket system architectures

44
Dezső Sima Spring 2008 (Ver. 1.0) Sima Dezső, 2008 Multisocket system architectures

Upload: buck-mathews

Post on 14-Dec-2015

223 views

Category:

Documents


1 download

TRANSCRIPT

Page 1: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Dezső Sima

Spring 2008

(Ver. 1.0) Sima Dezső, 2008

Multisocket system architectures

Page 2: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Contents

2. Intel’s DP servers•

4. Intel’s MP servers•

7. AMD’s MP servers•

1. Introduction•

3. Intel’s DP workstations•

8. AMD’s Quad FX and FSNQ8 high end desktop platforms•

5. AMD’s direct connect architecture•

6. AMD’s DP servers•

Page 3: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Nov. 30 2006, AMD: Quad FX platform (formerly codenamed 4x4) for high end desktops Termed also as Dual Socket Direct Connect (DSDC) Architecture with the Athlon 64 FX processor family)

Nov. 2 2006,: Intel: First quasi quad-core processor, the Core 2 Extreme QX6700 (Kentsfield) (two dual-core dies in a single package)

June 1 2006, AMD: 4x4 platform for enthusiasts (four-core, dual socket platform using AMD’s DCA) (gaming, digital video, processor intensive and heavily multithreaded apps.)

To be upgraded for eight cores in 2007 by using AMD’s four core processors

Mai 14, 2007: AMD: 8-core FASN8 platform (first AMD silicon next-gen 8-core) two quad-core Phenom (desktop) processors, Direct X10 Radeon HT 2900XT GPU, unknown chipset

Phenom brand name (for K10 based quad-core desktop processors) introduced

Sept 10 2007, AMD: K10-based quad-core (Barcelona) server processors (Opterons) introduced

The notion of Average CPU Power (ACP) also introduced (dissipation including cores, memory controller, bus controller while running a suite of commercial workloads

Sept. 5 2007, Intel: Core 2 based MP-line Four-socket Caneland platform, including the Core 2 based MP server line Tigerton (7300-line) and the 7300 chipset (Clarksboro)

1. Introduction

Nov. 11 2007 Intel: 45 nm Penrin based quasi quad core processors high end desktop (QX9650) and quad core/dual core DP server processors

June 2006, Intel: Introduction the dual core Core2 family

Page 4: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Typical configuration of an early DP-server motherboard based on the Intel’s E7500/E7501 (Plunas) chipset

P4

ICH3-S

FWH

E7500/E7501 SDRAM

SDRAM

SDRAMinterface

SDRAMinterface

DDR 200/266

registered, ECC opt.

Ultra ATA/100

PCI v.2.2

USB v. 1.1GPIO

FSB

LPC

HI 1.5

P4

(with RASUM)

HI 2.0

PCI-X v.2.2

Prestonia Prestonia

MCH

400/533 MHz

8/12/16 GB

HI 2.0

HI 2.0

PCI-Xbridge

SATA c.

GbE c.

PCI-X v.2.2

SATA

GbE

Video c.

MbE c.

PCI v.2.2

LAN

(5 ports)

SVGA

MbE

SIO

FD KB MS SP PP

SCSI c.SCSI

(1-2 slots)

(1-2 slots)

(3 slots)

3200-4264

1600-2128

1600-2128

266

133

1.5

2*100

~5

1066

1066

1066

(2 ports)

2. Intel’s DP servers (1)

Page 5: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Typical configuration of an advanced early DP-server motherboard based on Intel’s E7520 (Lindenhurst) chipset

P4

ICH5R

FWH

E7520 SDRAM

SDRAM

SDRAMinterface

SDRAMinterface

DDR 266/333, DDR2 400

registered, ECC opt.

Ultra ATA/100

PCI v.2.3

USB v. 2.0

SATA

AC' 97 v.2.3

GPIO

FSB

LPC

HI 1.5

P4

(with RASUM)

PCI E. x8PCI-X v.1.0b

Nocona Nocona

MCH

800 MHz

16/24/32 GB

PCI E. x8

PCI E. x8

PCI-Xbridge

SCSI c.

GbE c.

PCI-X v.1.0bPCI E. x8(or 2x x4)

SCSI

GbE

Video c.

MbE c.

PCI v.2.3

LAN

(4 ports)

SVGA

MbE

SIO

FD KB MS SP PP

60

3200

2128-3200

2128-3200

266

133

~1.4

2*100

2*150

~5

4000

4000

4000

(2 ports)

(2 ports)

2. Intel’s DP servers (2)

Page 6: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Evolution of Intel’s DP servers

800MT/s

6.4 GB/s

7520

(Lindenhurst)

Nocona

SC

Nocona

SC

24 LanesPCIe

7.5GB/s

Dual1066MT/s17.1 GB/s

DempseyWoodcrestClowertown

DC

5000

(Blackford)24 Lanes

PCIe7.5GB/s

DempseyWoodcrestClowertown

DC

Dual DDR2 400 MT/s6.4 GB/s

Quad FB-DIMM 533 MT/s17.1 GB/s

2. Intel’s DP servers (3)

Single

Page 7: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure : Intel’s recent platforms and chipsets designed for dual-socket Xeon-based DP-servers

DP Platforms

Xeon DP 2.8 DC

10/2005

Cores

Xeon 5100 Xeon 5300 Xeon 5400

Xeon 5000

11/200711/20066/2006

5/2006

DP Chipsets

(Dempsey) DC

(Woodcrest) DC (Clowertown) QC (Harpertown) QC

5000

06/2006

5000P 5000V/Z

5100

6/2006 6/2006

(Blackford) (Blackford V/Z)

10/2007

2xFSB1066MT/s

4 x FBDIMM(DDR2)64GB

2 x FBDIMM(DDR2)16GB

5100

10/2006

(?)

2xFSB1333/1066 MT/s

2 x FBDIMM( DDR2)

32GB

2. Intel’s DP servers (1)

(Bensley) (Cranberry Lake)

Page 8: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

5000 (Dempsey, Netburst), DC

FB-DIMM

up to 64 GB

Figure: The dual socket 5000 (Bensley) DP platformincluding the 5000 (Blackford) chipset and Xeon 5000 DC/QC DP processors (5/2006) [3]

5100 (Woodcrest, Core2), DC

5300 (Clowertown, Core2), QC

Xeon

In workstations the snoop filtereliminates snoop traffic to the

graphics port

5000(Blackford)

2. Intel’s DP servers (5)

Page 9: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

FB-DIMM DDR2

64 GB

5000P

SBE2

Xeon DC/QC

5000 DC5100 DC5300 QC

Figure: Dual socket 5000 (Bensley) motherboard, with the 5000 (Blackford) chipset (Supermicro X7DB8+) for the Xeon 5000 DC/QC DP processor families [7]

2. Intel’s DP servers (6)

Page 10: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket 5000 (Bensley) motherboard, with the 5000 (Blackford) chipset (Supermicro X7DB+). Motherboard layout [7]

2. Intel’s DP servers (7)

Page 11: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Table: Latency and bandwidth scaling of the Intel 5000 platform (2006) over the earlier generation (2004) [1]

2. Intel’s DP servers (8)

Page 12: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Table: Performance figures of the

5000 platform for 1/2/4 core processors [1]

2. Intel’s DP servers (9)

Page 13: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Relative Improvement of the 5000 (Bensley) platform over the

preceeding E7520 (Lindenhurst) based DP platform [12]

2. Intel’s DP servers (10)

Page 14: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

5000X

5/2006

(Greencreek)

5400

11/2007

5400

5/2006

(Seaburg)

WS Platforms

Xeon DP 2.8 DC

10/2005

Cores

Xeon 5100 Xeon 5300 Xeon 5400

Xeon 5000

11/200711/20066/2006

5/2006

WS/HPC Chipsets

(Dempsey) DC

(Woodcrest) DC (Clowertown) QC (Harpertown) QC

Figure : Intel’s platforms and chipsets designed for dual-socket Xeon-based DP workstations

2xFSB1333/1066 MT/s

2 x FBDIMM( DDR2)

32GB

2xFSB1600/1333/1066 MT/s

4 x FBDIMM( DDR2)128GB

3. Intel’s DP workstations (1)

(Stoakley)

Page 15: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket 5400 motherboard, with the 5400 (Seaburg) chipset (Supermicro X7DWN+) for the Xeon 5400/5200 DC/QC DP processor families [7]

FB-DIMMDDR2

128 GB

1600 MT/sFSB

Xeon 5400

3. Intel’s DP workstations (2)

Page 16: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket 5400 motherboard, with the 5400 (Seaburg) chipset (Supermicro X7DWN+) Motherboard layout [7]

3. Intel’s DP workstations (3)

Page 17: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

MP Platforms

Xeon 7000

11/2005

Cores Xeon 7200 Xeon 7300Xeon 7100

9/20079/20078/2006

MP Chipsets

3/2006 4/2006 9/2007

8500 8501 7300

(Paxville MP) (Tulsa) (Tigerton DC) (Tigerton)

7300

9/2007

(Clarksboro)(Twin Castle) (?)

Figure : Intel’s recent platforms and chipsets designed for quad-socket Xeon-based MP servers

2xFSB667 MT/s

4 x XMB(2 x DDR2)

32GB

2xFSB800 MT/s

4 x XMB(2 x DDR2)

32GB

4xFSB1066 MT/s

4 x FBDIMM(DDR2)512GB

4. Intel’s MP servers (1)

(Caneland)

8500

(Truland)

Page 18: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Evolution of Intel’s MP chipsets

Preceding NB

Potomac Potomac Potomac Potomac

Clarksboro

Tigerton Tigerton Tigerton Tigerton

(Twin Castle)

Paxville MPTulsa

XMB

XMB

XMB

XMB

Paxville MPTulsa

Paxville MPTulsa

Paxville MPTulsa

4. Intel’s MP servers (2)

8500

DC/QC DC/QC DC/QC DC/QC

SC SC SC SC DC DC DC DC

Page 19: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

ExternalMemoryBridge

IndependentMemory Interface

5.33 GB inbound BW2.67 GB outbound BW simultaneously

Figure: Intel’s 8501 chipset for MP servers (4/ 2006) [4]

Xeon DC MP 7000(4/2005) or later

DC/QC MP 7000 processors

Intelligent MCDual mem. channelsDDR 266/333/4004 DIMM/channel

(North Bridge)

4. Intel’s MP servers (3)

Serial link

Page 20: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

7000/7100

FB-DIMM DDR2

64 GB

Figure: Quad socket Intel E8501 chipset based motherboard (Supermicro X6QT8) for the Xeon 7000/7100 DC MP processor families [7]

Xeon DC

E8501 NB

ICH5R SB

4. Intel’s MP servers (4)

Page 21: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Quad socket Intel 8501 chipset based motherboard (Supermicro X6QT8) Motherboard layout [7]

PCI-X Contr. Hub

4. Intel’s MP servers (5)

Page 22: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure Bandwith bottlenecks in Intel’s 8501 MP server platform [2]

4. Intel’s MP servers (6)

Page 23: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Intel’s four socket 7300 (Caneland) platform, based on the 7300 (Clarksboro) chipset for the Xeon 7000 DC/QC MP families (9/2007) [6]

FB-DIMM

up to 512 GB

7200 (Tigerton DC, Core2), DC

Xeon

7300 (Tigerton QC, Core2), QC

4. Intel’s MP servers (7)

Page 24: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

FB-DIMM DDR2

192 GB

ATI ES1000 Graphics with    32MB video memory

7200 DC 7300 QC(Tigerton)

Xeon

Figure: Quad socket 7300 (Caneland) motherboard, with the 7300 (Clarksboro) chipset (Supermicro X7QC3) for the Xeon 7200/7300 DC/QC MP processor families [7]

SBE2 SB

7300 NB

4. Intel’s MP servers (8)

Page 25: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Quad socket 7300 (Caneland) motherboard, with the 7300 (Clarksboro) chipset (Supermicro X7QC3) Motherboard layout [7]

4. Intel’s MP servers (9)

Page 26: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Performance comparison of the Caneland platform with a quad core Xeon (7300 family) vs the Bensley platform with a dual core Xeon 7140M [13]

4. Intel’s MP servers (10)

Page 27: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

UP: Opteron 100/1000 DP: Opteron 200/2000, MP: 800/8000

CPU0

1MB L2 Cache

CPU1

System Request Interface

Crossbar Switch

MemoryController HT

1MB L2 Cache

CPU0

1MB L2 Cache

CPU1

System Request Interface

Crossbar Switch

MemoryController 0 1 2

1MB L2 Cache

HyperTransport™

2 x 72 bit 2 x 72 bit 800/8000: 3 coherent links200/2000: 1 coherent link

Figure: Basic structure of the Opteron families [8]

5. AMD’s direct connect architecture (1)

Page 28: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

AMD’s 4P/8P Direct Connect server architecture [2]

5. AMD’s direct connect architecture (2)

Page 29: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Block diagram of the Opteron DP and MP processors [5]

SRI: System Request Interface

MCT: Memory Controller

DCT: DRAM Controller

HT: HyperTransport Bus

5. AMD’s direct connect architecture (3)

Page 30: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Datapath implementation of the Opteron DP and MP processors [5]

5. AMD’s direct connect architecture (4)

Page 31: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Block diagram of a DP QC motherboard (Asus KFSN4-DRE/SAS) for AMD Opteron 2300 QC family [10]

6. AMD’s DP servers (1)

Page 32: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket motherboard (Asus KFSN4-DRE/SAS) for the AMD Opteron 2300 QC family [10]

DDR2

64 GB

2300

Opteron QC DP

nForce 2200 chipset

6. AMD’s DP servers (2)

Page 33: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket motherboard (ASUS KFSN4-DRE/SAS) for the AMD Opteron 2300 QC family, motherboard layout [10]

6. AMD’s DP servers (3)

Page 34: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Block diagram of a QP QC motherboard (ASUS KFN5-Q/SAS) for AMD’s Opteron 8000 DC/QC familes [10]

7. AMD’s MP servers (1)

Page 35: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Quad socket motherboard (ASUS KFN5-Q/SAS) for the AMD Opteron 8000 DC/QC familes [10]

8300

Opteron QC MP

nForce 3600 chipset

DDR2

64 GB

7. AMD’s MP servers (2)

Page 36: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Quad socket motherboard (KFN5-Q/SAS) for AMD’s Opteron 8000 DC/QC familes, motherboard layout [10]

7. AMD’s MP servers (3)

Page 37: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Estimated SPECint_rate2006 figures of a 2.6 GHz Quad-Core Opteron processorover competing processors [14]

7. AMD’s MP servers (4)

Page 38: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Estimated SPECfp_rate2006 figures of a 2.6GHz Quad-Core Opteron processor over competing processors [14]

7. AMD’s MP servers (5)

Page 39: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Estimated Quad-Core benchmark results of a 2.3 GHz Opteron over a 3 GHz Dual-Core Opteron 2222 [14]

7. AMD’s MP servers (6)

Page 40: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: AMD’s dual-socket direct connect (Quad-FX) platform for high performance desktops (11/2006) [15]

8. AMD’s Quad FX and FSNQ8 high end desktop platforms (1)

Page 41: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: Dual socket Quad FX motherboard (ASUS L1N64-SLI) for the AMD Athlon 64 FX 70 DC family [9]

8. AMD’s Quad FX and FSNQ8 high end desktop platforms (2)

Page 42: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

Figure: AMD’s FASN8 motherboard (Asus L1A64-WS) for two socket QC Phenom FX processors [9](FASN8: first AMD silicon next-gen 8-core)

8. AMD’s Quad FX and FSNQ8 high end desktop platforms (3)

Page 43: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

References

[1]: Radhakrisnan S., Sundaram C. and Cheng K., „The Blackford Northbridge Chipset for the Intel 5000,”IEEE Micro, March/April 2007, pp. 22-33

[2]: Next-Generation AMD Opteron Processor with Direct Connect Architecture – 4P Server Comparisonhttp://www.amd.com/us-en/assets/content_type/DownloadableAssets/4P_Server_Comparison_PID_41461.pdf

[3]: Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) – Datasheet,Sept. 2006. http://www.intel.com/design/chipsets/datashts/313071.htm

[4]: Intel® E8501 Chipset North Bridge (NB) Datasheet, Mai 2006,http://www.intel.com/design/chipsets/e8501/datashts/309620.htm

[5]: Conway P & Hughes B., „The AMD Opteron Northbridge Architecture”, IEEE MICRO, March/April 2007, pp. 10-21

[6]: Intel® 7300 Chipset Memory Controller Hub (MCH) – Datasheet, Sept. 2007,http://www.intel.com/design/chipsets/datashts/313082.htm

[7]: Supermicro Motherboards, http://www.supermicro.com/products/motherboard/

[8] Sander B., „AMD Microőrocessor Technologies,” 2006, http://www.ewh.ieee.org/r4/chicago/foxvalley/IEEE_AMD_Meeting.ppt

[9]: AMD Quad FX Platform with Dual Socket Direct Connect (DSDC) Architecture ,http://www.asisupport.com/ts_amd_quad_fx.htm

[10]: Asustek motherboards - http://www.asus.com.tw/products.aspx?l1=9&l2=39http://support.asus.com/download/model_list.aspx?product=5&SLanguage=en-us

Literature (1)

Page 44: Dezső Sima Spring 2008 (Ver. 1.0)  Sima Dezső, 2008 Multisocket system architectures

[11] Kanter, D. „A Preview of Intel's Bensley Platform (Part I),” Real Word Technologies,Aug. 2005, http://www.realworldtech.com/page.cfm?ArticleID=RWT110805135916&p=2

[12] Kanter, D. „A Preview of Intel's Bensley Platform (Part II),” Real Word Technologies,Nov. 2005, http://www.realworldtech.com/page.cfm?ArticleID=RWT112905011743&p=7

[13] Quad-Core Intel® Xeon® Processor 7300 Series Product Brief, Intel, Nov. 2007

http://download.intel.com/products/processor/xeon/7300_prodbrief.pdf

[14] „AMD Shows Off More Quad-Core Server Processors Benchmark” X-bit labs, Nov. 2007

http://www.xbitlabs.com/news/cpu/display/20070702235635.html

http://www.asisupport.com/ts_amd_quad_fx.htm[15] AMD, Nov. 2006

Literature (1)