digital logic & design vishal jethva lecture 13
DESCRIPTION
Digital Logic & Design Vishal Jethva Lecture 13. Recap. Functions having multiple outputs Comparator Quine-McCluskey Method (two variations) Odd-Prime Number checker circuit. Odd Prime Number (table1). Odd Prime Number (table2). Odd Prime Number (table3). Odd Prime Number (table3). - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/1.jpg)
Digital Logic & Design
Vishal Jethva
Lecture 13
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 2: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/2.jpg)
Recap
Functions having multiple outputs Comparator Quine-McCluskey Method (two variations) Odd-Prime Number checker circuit
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 3: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/3.jpg)
Odd Prime Number (table1)Minterm A B C D E
1 0 0 0 0 1
3 0 0 0 1 1
5 0 0 1 0 1
7 0 0 1 1 1
11 0 1 0 1 1
13 0 1 1 0 1
17 1 0 0 0 1
19 1 0 0 1 1
23 1 0 1 1 1
29 1 1 1 0 1
31 1 1 1 1 1SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 4: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/4.jpg)
Odd Prime Number (table2)Minterm A B C D E used
1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 17 1 0 0 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 19 1 0 0 1 1 23 1 0 1 1 1 29 1 1 1 0 1 31 1 1 1 1 1 SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 5: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/5.jpg)
Minterms Variable removed used
1,3 2 1,5 4 1,17 16 3,7 4 3,11 8
3,19 16 5,7 2 5,13 8
Odd Prime Number (table3)
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 6: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/6.jpg)
Minterms Variable removed used
17,19 2 7,23 16 13,29 16
19, 23 4 23,31 8
29,31 2
Odd Prime Number (table3)
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 7: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/7.jpg)
Minterms Variable removed used
1,3,5,7 2,4
1,3,17,19 2,16
3,7,19,23 4,16
Odd Prime Number (table4)
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 8: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/8.jpg)
Odd Prime Number (table5)
DECA
EDCA
EDBC
ACDE
ABCE
EBA
ECB
DEB
1 3 5 7 11 13 17 19 23 29 31
x x
x x
x x
x x
x x
x x x x
x x x x
x x x x
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 9: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/9.jpg)
Combinational Logic
Implementation of SOP using AND-OR Implementation of POS using OR-AND
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 10: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/10.jpg)
SOP Implementation
NOTGatelevel
ANDGatelevel
OR Gatelevel
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 11: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/11.jpg)
POS Implementation
NOTGatelevel
OR Gatelevel
ANDGatelevel
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 12: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/12.jpg)
Design and Implementation of Digital Circuits
Function Table Simplification of Expression Implementation
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 13: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/13.jpg)
Adjacent 1s Detector Circuit
SOP Implementation Directly from function table
Simplified implementation Implementation using NAND gates
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 14: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/14.jpg)
Adjacent 1s Detector Function
Input Output Input Output
A B C D F A B C D F
0 0 0 0 0 1 0 0 0 0
0 0 0 1 0 1 0 0 1 0
0 0 1 0 0 1 0 1 0 0
0 0 1 1 1 1 0 1 1 1
0 1 0 0 0 1 1 0 0 1
0 1 0 1 0 1 1 0 1 1
0 1 1 0 1 1 1 1 0 1
0 1 1 1 1 1 1 1 1 1
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 15: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/15.jpg)
SOP ImplementationA
DCB
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 16: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/16.jpg)
SOP Expression Simplification
AB\CD 00 01 11 10
00 0 0 1 0
01 0 0 1 1
11 1 1 1 1
10 0 0 1 0
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 17: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/17.jpg)
SOP based Simplified Circuit
A
DC
B
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 18: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/18.jpg)
NAND based ImplementationA
DC
B
F
A
DC
B
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 19: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/19.jpg)
POS Implementation Directly from function table
Simplified Implementation Implementation using NOR Gates
Adjacent 1s Detector Circuit
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 20: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/20.jpg)
POS ImplementationA
DCB
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 21: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/21.jpg)
POS Expression Simplification
AB\CD 00 01 11 10
00 0 0 1 0
01 0 0 1 1
11 1 1 1 1
10 0 0 1 0
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 22: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/22.jpg)
POS based Simplified Circuit
A
D
C
BF
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 23: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/23.jpg)
NOR based Implementation
A
D
C
BF
A
D
C
BF
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 24: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/24.jpg)
Operation of Circuit
Represented through a timing diagram Timing diagram of 8 time intervals Each interval representing a new input
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 25: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/25.jpg)
POS based Simplified Circuit
2
3
1A
D
C
BF
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 26: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/26.jpg)
Operation of Circuit
A
B
C
D
1
2
3
F
t0 t1 t2 t3 t4 t5 t6 t7 t8
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 27: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/27.jpg)
Active low/high inputs/outputs
Active output state represented by 1 or 0 Active input state represented by 1 or 0 A bubble at output represents active low
output A bubble at input represents active low
input
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 28: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/28.jpg)
Active low/high inputs/outputs
AND Gate OR Gate
NAND Gate NOR Gate
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 29: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/29.jpg)
Active-high inputs & outputs
A
DC
B
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 30: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/30.jpg)
Active-high inputs & outputs
2
3
1A
DC
B
F
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 31: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/31.jpg)
Operation of Circuit
A
B
C
D
1
2
3
F
t0 t1 t2 t3 t4 t5 t6 t7 t8
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM
![Page 32: Digital Logic & Design Vishal Jethva Lecture 13](https://reader035.vdocuments.net/reader035/viewer/2022070406/56814225550346895dae3bc1/html5/thumbnails/32.jpg)
Odd-Parity Generator Circuit
Circuit checks the 4-bit data Generates a parity bit (odd) Data + parity bit add up to odd number of
1s
SVBITEC.WORDPRESS.COMSVBITEC.WORDPRESS.COM