Upload File

february 12, 2009 center for hybrid and embedded software systems timing-aware exceptions for a...

  • Home
  • Documents
  • February 12, 2009 Center for Hybrid and Embedded Software Systems Timing-aware Exceptions for a Precision…
1
http://chess.eecs.berkeley.edu/pret/ February 12, 2009 Center for Hybrid and Embedded Software Systems Timing-aware Exceptions for a Precision Timed (PRET) Target Ben Lickly Hiren D. Patel PRET Philosophy The traditional abstractions used in computer systems only concern themselves with the “functional” aspects of a program. This allows the use of techniques like speculative execution, caches, interrupts, and dynamic compilation that offer improved average-case performance at the expense of predictable execution times. The PRET project aims to improve the timing predictability at all layers of abstraction by carefully reexamining and reworking various architectural and compiler advancements with an eye toward their effects on timing behavior and worst-case bounds. . Programming Models One of the models of computation that seems to fit very well with the PRET architecture is Giotto. Advantages: •Time-triggered tasks map very well onto PRET hardware threads with timing instructions •Leverage existing C code generation infrastructure of Ptolemy II to automatically synthesize PRET programs from Ptolemy’s Giotto models. Time-based Exceptions In some cases it may be necessary to specify what happens in case a timing requirement is not met. In these cases, we would like to specify exception handling code that will handle missed deadlines. We intend to to use the clang/LLVM compiler infrastructure as the base for our exception implementation. This is an open- source code base written with an emphasis for simplicity and extensibility. Relevant features include: •Source code rewriting •Static analysis •Code generation for SPARC V8 References 1. Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards and Edward A. Lee, Predictable Programming on a Precision Timed Architecture, in proceedings of International Conference on Compilers, Architecture, and Synthesis from Embedded Systems (CASES), October, 2008.. 2. Hiren D. Patel, Ben Lickly, Bas Burgers and Edward A. Lee, A Timing Requirements-Aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture, Technical Report No. UCB/EECS- 2008-115, September, 2008. 3. Shanna-Shaye Forbes, Hugo A. Andrade, Hiren D. Patel and Edward A. Lee. An Automated Mapping of Timed Functional Specification to A Precision Timed Architecture, In proceedings of the 12-th IEEE International Symposium on Distributed Simulation and Real Time Applications, (DSRT), October, 2008. Acknowledgement This work was supported in part by the Center for Hybrid and Embedded Software Systems (CHESS) at UC Berkeley, which receives support from the National Science Foundation (NSF awards #0720882 (CSR-EHS:PRET) and #0720841 (CSR-CPS)), the U. S. Army Research Office (ARO#W911NF-07-2-0019), the U. S. Air Force Office of ISA Extensions The instruction-set architecture is augmented with timing instructions, which control the execution time of the sequence of assembly instructions that they surround. In the code to the right, the red deadline instructions specify the timing of the enclosed code. Even though the PRET project encompasses all the abstraction layers of a computer system, this poster primarily focuses on the middle layers, such as the instruction- set architecture, compilers and code generators, and specification languages. Ptolemy II Code Generation clang/LLVM Compilation

Upload: peter-page

Post on 20-Jan-2018

213 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: February 12, 2009 Center for Hybrid and Embedded Software Systems Timing-aware Exceptions for a Precision…

http://chess.eecs.berkeley.edu/pret/

February 12, 2009 Center for Hybrid and Embedded Software Systems

Timing-aware Exceptions for a Precision Timed (PRET) Target

Ben LicklyHiren D. Patel

PRET PhilosophyThe traditional abstractions used in computer systems only concern themselves with the “functional” aspects of a program. This allows the use of techniques like speculative execution, caches, interrupts, and dynamic compilation that offer improved average-case performance at the expense of predictable execution times. The PRET project aims to improve the timing predictability at all layers of abstraction by carefully reexamining and reworking various architectural and compiler advancements with an eye toward their effects on timing behavior and worst-case bounds.

.

Programming ModelsOne of the models of computation that seems to fit very well with the PRET architecture is Giotto.

Advantages:•Time-triggered tasks map very well onto PRET hardware threads with timing instructions•Leverage existing C code generation infrastructure of Ptolemy II to automatically synthesize PRET programs from Ptolemy’s Giotto models.

Time-based ExceptionsIn some cases it may be necessary to specify what happens in case a timing requirement is not met. In these cases, we would like to specify exception handling code that will handle missed deadlines.

We intend to to use the clang/LLVM compiler infrastructure as the base for our exception implementation. This is an open-source code base written with an emphasis for simplicity and extensibility. Relevant features include:•Source code rewriting•Static analysis•Code generation for SPARC V8

References1. Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards and Edward A. Lee, Predictable Programming on a Precision Timed Architecture, in proceedings of International Conference on Compilers, Architecture, and Synthesis from Embedded Systems (CASES), October, 2008..2. Hiren D. Patel, Ben Lickly, Bas Burgers and Edward A. Lee, A Timing Requirements-Aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture, Technical Report No. UCB/EECS-2008-115, September, 2008.3. Shanna-Shaye Forbes, Hugo A. Andrade, Hiren D. Patel and Edward A. Lee. An Automated Mapping of Timed Functional Specification to A Precision Timed Architecture, In proceedings of the 12-th IEEE International Symposium on Distributed Simulation and Real Time Applications, (DSRT), October, 2008.

AcknowledgementThis work was supported in part by the Center for Hybrid and Embedded Software Systems (CHESS) at UC Berkeley, which receives support from the National Science Foundation (NSF awards #0720882 (CSR-EHS:PRET) and #0720841 (CSR-CPS)), the U. S. Army Research Office (ARO#W911NF-07-2-0019), the U. S. Air Force Office of Scientific Research (MURI #FA9550-06-0312), the Air Force Research Lab (AFRL), the State of California Micro Program, and the following companies: Agilent, Bosch, HSBC, Lockheed-Martin, National Instruments, and Toyota.

ISA ExtensionsThe instruction-set architecture is augmented with timing instructions, which control the execution time of the sequence of assembly instructions that they surround. In the code to the right, the red deadline instructions specify the timing of the enclosed code.

Even though the PRET project encompasses all the abstraction layers of a computer system, this poster primarily focuses on the middle layers, such as the instruction-set architecture, compilers and code generators, and specification languages.

.

Ptolemy II Code Generation

clang/LLVM Compilation

Course Guide Master Cognitive Science - Ruhr University Bochum · system (info: [email protected]) and should be aware of earlier VSPL-deadlines. Exceptions include Exceptions include

Computer Science 12 Design Automation for Embedded Systems Reconciling Compilers & Timing Analysis for Safety-Critical Real-Time Systems – WCET-aware program

Machine Learning Applications in Physical Design: Recent ... · time, delay due to SI •Accurate SI-aware path delays, slacks Timing Reports in SI Mode Timing Reports in Non-SI Mode

A High-Speed Timing-Aware Router for FPGAs

Victim Alignment in Crosstalk-Aware Timing Analysis

Managing Timecard Exceptions General Exception Informationecu.edu/.../210_Managing_Timecard_Exceptions.pdf · Managing Timecard Exceptions 1. General Exception Information Exceptions

Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment

Timing¬Driven Variation¬Aware NonuniformClock Mesh Synthesis

1 Exceptions & Exception Handling Mechanisms. 2 Exceptions Definition Declaration Nature of exceptions

Chapter 12 Handling Exceptions and Events. Chapter Objectives Learn what an exception is Become aware of the hierarchy of exception classes Learn about

Chapter 13 Exception Handling F Claiming Exceptions F Throwing Exceptions F Catching Exceptions F Rethrowing Exceptions The finally Clause F Cautions

Chapter 8 Exceptions. Topics Errors and Exceptions try-catch throwing Exceptions Exception propagation Assertions

Class Scheduling: Exceptions ? What Exceptions ? T2.2 February 5, 2013

FIT: Fill Insertion considering Timing · 2020. 12. 17. · Timing-aware Dummy Fill Insertion Inserted metal )Pros: impoves density, increases planarity)Cons: couples with signal

1 Topics on Exceptions & Assertions Asyncronous Exceptions Using assert.h and signal.h User Defined Exceptions C++ Exceptions Throwing Exceptions Try Blocks

Module 7: Training Manual For Handling Exceptions and ... Project Training...Exceptions • Exceptions are therefore, Biometric Exceptions • Exceptions occur when an enrollee is

TAU 2013 Variation Aware Timing Analysis Contest - … · TAU 2013 Variation Aware Timing Analysis Contest Debjit Sinha1, Luís Guerra e Silva2, Jia Wang3, ... –Elmore delay model

Timing–driven variation–aware synthesis of hybrid mesh ...ran/papers/Abdelhadi... · Timing–driven variation–aware synthesis of hybrid mesh/tree clock distribution networks$

exceptions Exceptions - Cypress Collegestudents.cypresscollege.edu/cis223/lc13.pdf · 2017-09-02 · exceptions, which may occur during the execution of your program. Exceptions are

UCSD VLSI CAD Laboratory - ICCAD, Nov. 3, 2009 Timing Yield-Aware Color Reassignment and Detailed Placement Perturbation for Double Patterning Lithography

Exceptions: Checked versus Unchecked Exceptions

Toward Effective Utilization of Timing Exceptions in Design Optimization

Java 212: Exceptions Handling. Chapter Objectives Learn what an exception is See how a try / catch block is used to handle exceptions Become aware of

Timing Driven Variation Aware Nonuniform Clock Mesh …

An Initial Discussion of Timing Considerations Raised ... · audience (although we make opportunistic exceptions to this rule as we discuss further below). We roughly categorize cues

Pulsed-Latch Aware Placement for Timing-Integrity Optimization

Syllabus for S.Y.B.Sc. Programme: B.Sc. Course: Information … · 2017-05-22 · 5 Exceptions: Built-in Exceptions, Handling Exceptions, Exception with Arguments, User-defined Exceptions

Workload-aware Static Aging Monitoring of Timing-critical ... · BTI) Increases threshold voltage of transistors Increase in propagation delay of critical paths Leads to timing failures

THE ARTICLE III EXCEPTIONS CLAUSE: ANY EXCEPTIONS TO …

Timing and Sync SMPTE · PDF fileEpoch Aware Epoch Aware Epoch Aware Slave Device Master Generator Time Transport Can be derived from external sources ... Timing and Sync SMPTE IEEE.ppt

ANUPLACE: A SYNTHESIS AWARE VLSI PLACER TO MINIMIZE TIMING ...€¦ · The use of signal direction to guide the ... Our study has indicated that the failure of achieving timing closure

Toward Effective Utilization of Timing Exceptions in ... · lin SpyGlass[17], timing exceptions are generated from a list of timing ... of lines in the 'golden' constraint file at

Path-Specific Timing Constraintsread.pudn.com/downloads119/doc/fileformat/506799/时序约束... · constraint by clicking the Slow/Fast Path Exceptions button Constraining Between

Compiler-Directed Variable Latency Aware SPM Management To Cope With Timing Problems

ANUPLACE: A SYNTHESIS AWARE VLSI PLACER TO MINIMIZE TIMING CLOSURE