image tool & it’s application

8/7/2019 IMAGE TOOL & ITS APPLICATION

1/15

-Presented by

RUIKAR JAYESH DEORAO

Reg. no.-2006BEC204

Roll no. B-53


2/15


3/15


4/15

Introduction to VLSI VLSI is the science of integrating millions of transistors on a Silicon Chip.

Difference between domain & platform:

VLSI is the Platform that you use to implement various domains.

Networking / DSP/ TCPIP etc are domains, which are implemented using oneof the many platforms available.

E.g.. DSP can be implemented using C and PC. VLSI- Advantages

Reduction in Increase in

1. Design cycle time 1. Operating Speed

2. Product Size 2. Design Security

3. Power Consumption 3. Productivity4. Cost 4. Design Flexibility


5/15


6/15

PLDSSpecialized integrated circuits, consisting of an array of logic cells that can be

interconnected by programming to realize different digital designs.

Programmable logic device is a predefined architecture which consists of

Configurable logic [ flip-flop, Combinational logic, embedded logic ].

Programmable interconnects : Defines the interconnection within the

configurable logic as well as to the input-output block. Input output blocks

TYPES

PLDS can be broadly classified as

Complex Programmable Logic Devices [ CPLD]

Field Programmable Gate Array [ FPGA ]


7/15

FIELD PROGRAMMABLE GATE

ARRAY

Is a regular array of

programmable basic logic cellscalled C.L.B (configurable logicblock) that can implementcombinational as well assequential logic (flip-flops).

A matrix of programmableinterconnect surrounds the

basic logic cells. Programmable I/O cells

surround the core.


8/15


9/15

Introduction to IMAGE TOOL

The IMAGE system from Powai Labs is designed to take a

specified design description and map it to a hardware

system consisting of multiple FPGAs and memory

IMAGE creates a map of user defined RTL onto pre-

designed reconfigurable hardware

Simulators used in Industry is ModelSim.


10/15


11/15

Features of IMAGE TOOLIMAGE provides the following features:

Unrestricted clocking structures: There can be any number of clocks with

arbitrary clock generation logic

Auto-Partitioning:Design is broken to fit across FPGAs

Distributed synthesis setup

To speed up the synthesis a dist-

-ributed synthesis tool set is

provided by which this synthesis

can be parallelized.


12/15


13/15

Comparison of FPGA & IMAGE

TOOLFPGA IMAGE TOOL

1. Downloading on FPGA is done

using JTAG interface cables.

2. With multiple FPGA boards, need

to manually partition the design

3. Takes extra effort and learning

to use prototype board.

4. Using a prototype FPGA board,signals can only be monitored on

transaction and sampling basis. It is

also not possible to force the signal

to particular logic value.

1. Downloading on FPGA is done using

PCI interface. Hence reduces effort tosetup cable connections.

2. Auto partitioning done through IMAGE

software for multiple FPGAs

3. User can download design to board

through PC interface.

4. With IMAGE, ready facility tocontinuously monitor as well as force the

signals to particular logic value.


14/15

Specifications - IMAGE System.

1. Maximum Gate Capacity :1 Board (4 FPGAs)

2. Scalability : Multiboard (Scalable to 4 boards)

3. PCI Interface : 32 bit/ 33 MHz

4. HDL Simulator: Interface Modelsim

5. Operating System support: Linux (RedH

at version 4.0)Sun Solaris Fedora (version 6.0)

6. Memory Capacity: 1 Board On Board 24 MB SRAM

7. Scalable Memory capacity : 4 Board , On Board 96 MB SRAM

8. Test bench language Support: VHDL,VERILOG, System Verilog, C


15/15

image tool & it’s application

Documents