integration of spin-ram technology in fpga circuits
TRANSCRIPT
![Page 1: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/1.jpg)
Annamacharya Institute Of Technology And Sciences
Department of
Electronics and Communication EngineeringIntegration of spin-ram technology in FPGA circuits
V.PRIYANKA,14701A0466.
![Page 2: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/2.jpg)
contents
• Introduction• What is spin-RAM?• Architecture and Woking of FPGA• Spin-RAM based logic components• Advantages & Disadvantages• Conclusion• References
![Page 3: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/3.jpg)
Introduction
• Most FPGA circuits use SRAM based configuration and flip flops as internal memory.
• Since SRAM is volatile it information stored in memory is lost when it is turned off spin-RAM technology is used .
• Spin-ram technology can be re-programmed more than 10^12 times and has a large retention time of up to 10 years .
![Page 4: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/4.jpg)
What is spin-RAM ?
• Magnetic tunnel junction is used as the storage element in spin-RAM.
• It mainly composed of three layers , two oxide layers and one oxide barrier.
• A MTJ behaves as a resistor depending on the magnetization direction in ferromagnetic layers.
![Page 5: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/5.jpg)
(a)Low resistance MTJ(b)High resistance MTJ
![Page 6: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/6.jpg)
The MTJ stage changes from parallel(P) to Anti-parallel (AP) if the positive direction current density I>Ic , its state will return if the negative direction current density I>Ic.
![Page 7: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/7.jpg)
Architecture of FPGA
![Page 8: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/8.jpg)
How FPGA WORKS
![Page 9: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/9.jpg)
FPGA’s with different packages
![Page 10: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/10.jpg)
Types of memory in FPGA circuit
There are two types of FPGA circuits. They are 1.LUT(look up table) 2.Flip-Flops
MASTER –SLAVE
FLIP-FLOP
LUT
![Page 11: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/11.jpg)
Spin -ram based logic components
• One bit distributed spin-RAM in FPGA circuit.• Spin-ram based interconnection switch and
LUT.• Spin-RAM based flip-flop.
![Page 12: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/12.jpg)
One bit distributed spin-RAM in FPGA circuit
Sensing structure of spin–RAM based FPGA:• The cell sense the magnetic information by
briefly turning on the MN2 switch.• It takes 200ps of time to realize a real “instant
on”.
![Page 13: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/13.jpg)
Sensing structure of spin-ram based FPGA
![Page 14: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/14.jpg)
Writing structure of one bit distributed spin-RAM
![Page 15: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/15.jpg)
Complete one bit distributed spin-RAM
![Page 16: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/16.jpg)
Spin-RAM based interconnection switch and LUT
• The interconnection switch memorizes the connection between the logic elements .
• In a conventional FPGA circuit , the structure of interconnection includes six transistors and six SRAM which must be programmed at the circuit start-up.
![Page 17: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/17.jpg)
Structure of interconnection based on SRAM and spin-ram
![Page 18: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/18.jpg)
Spin-RAM based Flip-Flops
• In a FPGA circuit , the flip-flops are used as registers to temporarily store the results proceeded and synchronize them with the global clock.
• SRAM based master-slave is widely used in current FPGA circuit implementations.
• The Master and slave parts are both clock controlled latches.
![Page 19: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/19.jpg)
Spin-RAM based Flip-Flop
![Page 20: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/20.jpg)
Advantages
• Non-volatility• High speed• Low power dissipation• High density
![Page 21: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/21.jpg)
DISADVATAGES
• FPGAs are generally slower than application –specific integrated circuit(ASIC).
• It can’t handle complex designs.• It draws more power
![Page 22: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/22.jpg)
Conclusion
Therefore it could be advantageously used in the field of aviation and space where security of information is most important.
![Page 23: integration of spin-RAM technology in FPGA circuits](https://reader035.vdocuments.net/reader035/viewer/2022081502/586fe0c51a28ab18428b74e1/html5/thumbnails/23.jpg)
REFERENCES•S.Brown et al, Kluwer Academic Publishers Paul Chow, IEEE Transactions on VLSI System•V.Stojanovic, IEEE Journal of solid-state circuits •Kevin Morris, FPGA and Programmable Logic Journal •A.Fert et al, Journal of Magnetism and Magnetic Materials •M.Hosomi e tal, IEEE International Electron Devices • J.Hayakawa et al, Japanese Journal of Applied physics