Upload File

introduction to verilog hdl

46
Introduction to Verilog HDL

Upload: terry

Post on 09-Feb-2016

179 views

Category:

Documents


4 download

Report

DESCRIPTION

Introduction to Verilog HDL. Hardware Description Language (HDL). What is the need for Hardware Description Language? Basic idea is a programming language to describe hardware Model, Represent, And Simulate Digital Hardware Hardware Concurrency Edge Transitions Propagation Delays - PowerPoint PPT Presentation

TRANSCRIPT

Introduction to VerilogHDL

Introduction to Verilog HDLHardware Description Language (HDL)What is the need for Hardware Description Language?Basic idea is a programming language to describe hardwareModel, Represent, And Simulate Digital HardwareHardware ConcurrencyEdge TransitionsPropagation DelaysTiming ChecksThere are many different HDLsVerilog HDLVHDLABEL

Comparison Between VHDL and VerilogVHDLADA-like verbose syntax.Extensible types and simulation engine Design is composed of entities each of which can have multiple architectures Gate-level, dataflow, and behavioral modeling. Synthesizable subset. Harder to learn and use.

Verilog C-like concise syntax Built-in types and logic representations Design is composed of modules which have just one implementation Gate-level, dataflow, and behavioral modeling. Synthesizable subset. Easy to learn and use, fast simulation.ModuleThe basic unit of description in the Verilog is the module.A module describes the functionality of the design and states the input and output ports.Basic syntax of a module: module module_name(port_list); Declarations: reg,wire,parameter, input,output,inout. Statements: Initial , Always statement Module , Gate instantiation Continuous assignment endmodule

Code FormatVerilog code is free format.Spaces and new lines are served as separators.It is case sensitive.Language keywords use lowercase characters.A comment designator start with // makes the rest of line comment.The symbols /* */ bracket the section of code which is in between as a comment.Operators Logical operators:&& logical AND|| logical OR! logical NOTOperands evaluated to ONE bit value: 0, 1 or xResult is ONE bit value: 0, 1 or xA = 6;A && B 1 && 0 0B = 0;A || !B 1 || 1 1C = x;C || B x || 0 xbut C&&B=0Lexical ConventionsBitwise Operators:

& bitwise AND| bitwise OR~ bitwise NOT^ bitwise XOR~^ or ^~ bitwise XNOROperation on bit by bit basisReduction Operators:

& AND| OR^ XOR~& NAND~| NOR~^ or ^~ XNOROne multi-bit operand One single-bit resulta = 4b1001; ..c = |a; // c = 1|0|0|1 = 1Shift Operators:

>> shift right> 2;// d = 0010c = a greater than< less than>= greater or equal than 0 1b1x1


INTRODUCTION TO VERILOG HDL Presented by m.vinoth

Introduction to Logic Synthesis Using Verilog HDL

1 Lecture 1: Verilog HDL Introduction. 2 What is Verilog HDL? Verilog Hardware Description Language(HDL)? –A high-level computer language can model, represent

VERILOG HDL LECTUER2

Verilog HDL - pldworld.comlrv/verilog.pdf · Verilog HDL (VHDL :-) ... • No delta-delay

Examples Verilog HDL

Brief Introduction to Verilog HDL (Part 1)home.mit.bme.hu/~rtamas/DigitalDesign2/Verilog_Intro_part1.pdf · Brief Introduction to Verilog HDL (Part 1) ... 8-bit binary constant,

Hardware Hacken ohne Lötkolben - clifford.at · Einleitung DISCLAIMER Was sind HDLs? Verilog HDL - Hintergrund Verilog HDL - Konzepte (1/4) Verilog HDL - Konzepte (2/4) Verilog HDL

Verilog HDL Introduction - AndroBench

HDL Verilog Examples

Brief Introduction to Verilog HDL (Part 1)home.mit.bme.hu/~rtamas/DigitalDesign2/Verilog_Intro_part1_print.pdf · BME-MIT FPGA labor Brief Introduction to Verilog HDL (Part 1) BUDAPEST

Verilog hdl 2nd_edition_samir_palnitkar

Verilog hdl – II

Lab 1: Introduction to Verilog HDL and the Vivado ISE3Supplement: Verilog An introduction to Verilog HDL is discussed in the sections to follow. 3.1.In order to write a Verilog HDL

Verilog HDL

Verilog HDL Basics

Verilog HDL Outline

Brief Introduction to Verilog HDL (Part 2)home.mit.bme.hu/~rtamas/DigitalDesign2/Verilog_Intro... ·  · 2012-04-12Brief Introduction to Verilog HDL (Part 2) ... • Multiplier:

Verilog Hardware Description Language (Verilog HDL)

Verilog Hardware Description Language (Verilog HDL) · PDF fileVerilog HDL 2 Edited by Chu Yu Verilog HDL Brief history of Verilog HDL 1985: Verilog language and related simulator

Verilog HDL 15EC53 Dept. of ECE 1 Verilog HDL

Introduction to Verilog HDL - Kanazawajaco.ec.t.kanazawa-u.ac.jp/edu/digi/pdf/5.pdf · 2019-12-10 · Introduction to Verilog HDL Behavioral description of logic circuits with Verilog

Verilog HDL - 2. Introduce to Verilog HDL

Asd - Verilog Hdl

Verilog HDL Verification

Verilog HDL Introduction - CAE Usershomepages.cae.wisc.edu/~ece554/website/Lectures/verilog...1 1/26/2002 1 Verilog HDL Introduction ECE 554 Digital Engineering Laboratory Charles

Introduction to Verilog HDL - California State University ...athena.ecs.csus.edu/~arad/csc273/intro_verilog_hdl.pdf · Introduction to Verilog HDL Jorge Ramírez ... –The test bench

Verilog hdl courses

Unit5 Verilog Hdl

Brief Introduction to Verilog HDL (Part 2)home.mit.bme.hu/~rtamas/DigitalDesign2/Verilog_Intro... · 2012. 4. 12. · BME-MIT FPGA labor Brief Introduction to Verilog HDL (Part 2)

Verilog HDL: A Guide to Digital Design and Synthesis · Popularity of Verilog HDL Verilog HDL has evolved as a standard hardware description language. Verilog HDL offers many useful

Introduction to Verilog HDL - athena.ecs.csus.eduathena.ecs.csus.edu/~arad/csc142/intro_verilog_hdl.pdf · Introduction to Verilog HDL Jorge Ramírez Corp Application Engineer . Synopsys

VERILOG HDL - Tutorial

Verilog HDL - Sharif

Verilog Hardware Description Language (Verilog HDL) · Verilog HDL 3 Edited by Chu Yu Verilog HDL • HDL – Hardware Description Language A programming language that can describe