lecture 1: introduction to digital logic design
DESCRIPTION
Lecture 1: Introduction to Digital Logic Design. CK Cheng CSE Dept. UC San Diego. Outlines. Administration Motivation Scope. Administration. Web site: http://www.cse.ucsd.edu/classes/fa12/cse140-a/ WebCT: http://ted.ucsd.edu. Administration. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/1.jpg)
1
Lecture 1: Introduction toDigital Logic Design
CK Cheng
CSE Dept.
UC San Diego
![Page 2: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/2.jpg)
2
Outlines
• Administration
• Motivation
• Scope
![Page 3: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/3.jpg)
3
Administration
Web site:
http://www.cse.ucsd.edu/classes/fa12/cse140-a/
WebCT:
http://ted.ucsd.edu
![Page 4: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/4.jpg)
4
Administration
Instructor: CK Cheng, CSE2130, [email protected], 858 534-6184
Teaching Assistants:• Shih-Hung Weng, [email protected] • Jyoti Wadhwani, [email protected]
![Page 5: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/5.jpg)
5
Administration
Schedule
• Outline (Use index to check the location of the textbooks)
• Lectures: 3:00-3:50PM, MWF, Center 115.
• Discussion: 9:00-9:50AM, F, Center 101.
• Office hours: CSE2130– 10:30-11:30AM, T– 1:00-2:00PM, W
![Page 6: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/6.jpg)
6
AdministrationTextbook: Digital Design and Computer Architecture, D.M. Harris
and S.L. Harris, Morgan Kaufmann, Second Edition, 2012.
Grading
• iClicker: 5% (a ramp function saturates at 80% of class points)
• CK Cheng Office Hr. visits: 2% bonus (1% per visit)
• Homework: 10% (grade on style, completeness or correctness)
• Midterm 1: 25% (M 10/22) (style, completeness and correctness)
• Midterm 2: 30% (W 11/14)
• Midterm 3: 30% (F 12/07)
• Optional take home final exam due 6PM, F. 12/14: 1% bonus
![Page 7: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/7.jpg)
7
Motivation• Microelectronic technologies have revolutionized
our world: cell phones, internet, rapid advances in medicine, etc.
• The semiconductor industry has grown from $21 billion in 1985 to $304 billion in 2010.
![Page 8: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/8.jpg)
8
Robert Noyce, 1927 - 1990• Nicknamed “Mayor of Silicon
Valley”
• Cofounded Fairchild Semiconductor in 1957
• Cofounded Intel in 1968
• Co-invented the integrated circuit
![Page 9: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/9.jpg)
9
Gordon Moore, 1929 - • Cofounded Intel in
1968 with Robert Noyce.
• Moore’s Law: the number of transistors on a computer chip doubles every year (observed in 1965)
• Since 1975, transistor counts have doubled every two years.
![Page 10: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/10.jpg)
10
Moore’s Law
“If the automobile had followed the same development cycle as the computer, a Rolls-Royce would today cost $100, get one million miles to the gallon, and explode once a year . . .”
– Robert Cringley
![Page 11: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/11.jpg)
11
iClicker
• The purpose of this course is that we:A. Learn what’s under the hood of an electronic
component
B. Learn the principles of digital design
C. Learn to systematically debug increasingly complex designs
D. Design and build digital systems
E. All of the above
F. Most of the above
![Page 12: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/12.jpg)
12
iClicker
Digital system can be built upon
A.Mechanical relays
B.Silicon transistors
C.DNAs
D.Quantum mechanical phenomena
E.All of the above
![Page 13: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/13.jpg)
13
Scope: Position in the Design Flow
The class assumes
CMOS transistors
AND, OR logic
Flip-Flip registers
Synchronous designs, but the application reaches beyond the assumed region.
Physics
Devices
AnalogCircuits
DigitalCircuits
Logic
Micro-architecture
Architecture
OperatingSystems
ApplicationSoftware
electrons
transistorsdiodes
amplifiersfilters
AND gatesNOT gates
addersmemories
datapathscontrollers
instructionsregisters
device drivers
programs
focus o
f th
is c
ours
e
![Page 14: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/14.jpg)
14
Scope: Sequence of Courses• CSE20: Discrete Math
• CSE140/L: Digital System
• CSE141/L: Computer Architecture
• CSE142-149: Architecture, Design Automation, Embedded Systems
• CSE237, 240-249, 291: Architecture, Design Automation, Embedded Systems
• ECE260A-C: VLSI Designs
![Page 15: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/15.jpg)
15
We will cover four major things in this course:
- Combinational Logic (H2)- Sequential Networks (H3)- Standard Modules (H5)- System Design (H4, H6-8)
Scope: Content
![Page 16: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/16.jpg)
16
Scope: Overall Picture of CS140
ControlSubsystem
Conditions
Control
Mux
Memory File
ALU
Memory Register
Conditions
Input
Pointer
CLK: Synchronizing Clock
Data Path Subsystem
![Page 17: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/17.jpg)
17
fi(x)
x1
.
.
.xn
fi(x)
Combinational Logic vs Sequential Network
Combinational logic:
yi = fi(x1,..,xn)
CLKSequential Networks1. Memory 2. Time Steps (Clock)
yit = fi (x1
t,…,xnt, s1
t, …,smt)
sit+1 = gi(x1
t,…,xnt, s1
t,…,smt)
fi(x)
x1
.
.
.xn
fi(x)fi(x)
x1
.
.
.xn
fi(x) si
![Page 18: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/18.jpg)
18
Scope
Subjects Building Blocks Theory
Combinational Logic
AND, OR, NOT, XOR
Boolean Algebra
Sequential Network
AND, OR, NOT, FF
Finite State Machine
Standard Modules
Operators,
Interconnects, Memory
Arithmetic, Universal Logic
System Design Data Paths, Control Paths
Methodologies
![Page 19: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/19.jpg)
19
Perspective
Class notesHomeworkTextbook
![Page 20: Lecture 1: Introduction to Digital Logic Design](https://reader036.vdocuments.net/reader036/viewer/2022081513/56813b6d550346895da4737e/html5/thumbnails/20.jpg)
20
Part I. Combinational Logic
• I) Specification• II) Implementation• III) Different Types of Gates
ab + cdab
cd
ecd
ab
e (ab+cd)