analog cmos design 09(2)

Post on 18-Nov-2014

183 Views

Category:

Documents

2 Downloads

Preview:

Click to see full reader

DESCRIPTION

cmos design presentation

TRANSCRIPT

1

April 16-17, 2009

Etienne SICARD etienne.sicard@insa-toulouse.fr

www.etienne-sicard.fr

INSA Toulouse, FRANCE

Analog CMOS Design Analog CMOS Design

2

AGENDA

First day : 9h - 12h: Mos Implementation - Inverter

Second Day: 14h - 17h: Basic Cell Design

Second day: 9h - 12h: Mini-project 1/2

Second Day: 14h - 16h: Mini-project 2/2 – Mini presentation

OBJECTIVES

At the end of the course, the auditor will be able to design and simulate

basic analog cells and understand the link between design parameters and

electrical performances.

PRE REQUISITES

Basic knowledge in CMOS technology, electrical circuits and MOS models.

Outlines

04/08/23 3

• All notions may be illustrated with Microwind

Microwind is a friendly and free PC tool for designing and simulating microelectronic circuits at layout level.

http://www.microwind.org

Microwind

Version used in 2009: version 3.5 “beta”

Temporary installation permitted

Copying or diffusion prohibited

Lite version free for download at www.microwind.net

04/08/23 4

• http://www.etienne-sicard.fr/cours/cmos • Logiciel de conception de circuits micro-électronique • Unzip in “My Documents/Temp”• Open “/system”, double click “Microwind35.exe”• Documentation : click “Livre CMOS de base” ch2 – pp21

Getting Started

04/08/23 5

Microwind Main Screen

04/08/23 6

Most important icons

04/08/23 7

1. MOS Implementation

04/08/23 8

Problem 1

• Draw a n-channel MOS

• See the MOS in 2D

• Measure Ion, Ioff

• Simulate the switch (ch2 – pp 21)

• Summarize the n-channel behavior

04/08/23 9

Draw a n-channel MOS

04/08/23 10

2D section of a n-channel MOS

04/08/23 11

Source (Si)

Polysilicon gate

Gate oxide

Horizontal strain created by the silicon nitride capping layer

Drain (Si)

Drain (Si) Source

(Si)

Tensile Strain

04/08/23 12

Ion, Ioff

04/08/23 13

Ion, Ioff

04/08/23 14

Transient Simulation

04/08/23 15

Transient Simulation

04/08/23 16

N-channel MOS summary

04/08/23 17

Draw a p-channel MOS

04/08/23 18

2D section of a p-channel MOS

04/08/23 19

Compressive Strain

SiGe Si Si SiGe

Gate

Gate oxide

Horizontal pressure created by the uniaxial SiGe strain

04/08/23 20

Ion, Ioff

04/08/23 21

Ion, Ioff

04/08/23 22

Transient Simulation

04/08/23 23

P-channel MOS Summary

04/08/23 24

Problem 2

• Design a Transmission Gate

• Draw a n-channel + p-channel MOS

• Add “Enable control”

• Simulate the analog switch

• Determine the cut-off frequency

04/08/23 25

Interconnect n-diff and p-diff

04/08/23 26

Transmission Gate

04/08/23 27

Problem 3 – correct design

04/08/23 28

Problem 3 – correct design

04/08/23 29

Problem 4

• Design a MOS device suitable for Bluetooth output stage

• What ????

2. Inverter

04/08/23 31

Problem 5

• Draw an Inverter (ch4 – pp 3)– Tune the design for symmetrical V/V curve– Delay performances when connected to 1,2, 3

inverters (fanout)

• Draw 3 inverters (ch4 – pp 35)– Try to have the fastest free oscillator

04/08/23 32

V/V Static Curve

04/08/23 33

Delay vs. Fanout

Delay

Fanout

0 1 2 3

04/08/23 34

3. Basic analog cells

04/08/23 35

Problem 6 – What is this ?

04/08/23 36

Problem 7 – Draw a 10 K resistor

04/08/23 37

Problem 8 – Generate a 0.6 V reference, 1µA max

• Use two diode-connected MOS

• Verify DC consumption by – “Voltages and

Currents”– I in log

04/08/23 38

Problem 9 – From 1µA, generate 100µA

• Use the current mirror principle

• I(M2) = I(M1) if size identical

• For which Vout range do we have 100µA +/- 10% ?

Vout

04/08/23 39

Problem 10 – Amplify with a gain of 10

04/08/23 40

Problem 10 – Amplify with a gain of 10

Vout

Vin

04/08/23 41

Problem 11 – OpAmp to compare two analog values

04/08/23 42

4. Mini-Projects

04/08/23 43

 

5V

0V

1.25V

2.5V

3.75V

Vin

A1

A0

C1

C0

C2

+

+

+

-

-

-Poly resistor

Amplifer used as comparator

Coding Logic

Analog - Digital Converters

5V

2.5V

3.125V

3.75V

4.375V

A0

0.625V

1.25V

1.875V

0V

nA0A1 nA1

Vout

A2 nA2

0

0

1

• 3-bit ?• R/2R ?• C/2C ?• Other type?

04/08/23 44

Static Memory

• 4 x 4 ?• 8 x 8 ?• Emulate 256 x 256 ?• Split in 3 sub-projects?

04/08/23 45

Other ideas

• Amplifier with programmable gain• Rail-to-rail amplifier• 1.9 GHz amplifier 1 Watt• 2.45 GHz amplifier with sub-sampling to 100 MHz• Phase Lock Loop

– Frequency multiplier

– FM receiver

Thank you for your attentionThank you for your attention

top related