layout and stick diagram

Jhon P. U

CMOS Layers

n-well process p-well process Twin-tub process

Jhon P. U

n-well process

p-substrate

n+ n+ n+ n+ p+ p+ p+ p+

n-well

Gate NMOS NMOS PMOS PMOS

FOX

MOSFET Layers in an n-well process

Jhon P. U

Layer Types

p-substrate n-well n+ p+ Gate oxide Gate (polycilicon) Field Oxide

Insulated glass Provide electrical isolation

Jhon P. U

Top view of the FET pattern

n+ n+ n+ n+ p+ p+ p+ p+

NMOS NMOS PMOS PMOS

n-well

Jhon P. U

Metal Interconnect Layers

Metal layers are electrically isolated from each other

Electrical contact between adjacent conducting layers requires contact cuts and vias

Jhon P. U

Metal Interconnect Layers

p-substrate

n+ n+ n+ n+

Via

Activecontact

Ox3

Metal2

Metal1

Ox2

Ox1

Jhon P. U

Interconnect Layout Example

Metal2

Metal1

Metal1

Active contact

Gate contact

MOS

Jhon P. U

Designing MOS ArraysA B C

yx

y

x

A B C

Jhon P. U

Parallel Connected MOS Patterning

x

y

A B

X X X

A B

x

y

Jhon P. U

Alternate Layout Strategy

A B

x

y

X X

X X

x

A B

y

Jhon P. U

Basic Gate Design

Both the power supply and ground are routed using the Metal layer

n+ and p+ regions are denoted using the same fill pattern. The only difference is the n-well

Contacts are needed from Metal to n+ or p+

Jhon P. U

The CMOS NOT Gate

X

X

X

X

Vp

Gnd

x

Gnd

n-well

Vp

x xx

Contact Cut

Jhon P. U

Alternate Layout of NOT Gate

Gnd

Vp

x

x

X

x

Vp

Gnd

X

x

X

X

Jhon P. U

NAND2 Layout

Gnd

Vp

ba.

a b

X

Vp

Gnd

X X

X X

a b

ba.

Jhon P. U

NOR2 Layout

Gnd

Vp

ba

a bX

Vp

Gnd

X X

X X

a b

ba

Jhon P. U

NAND2-NOR2 Comparison

X

Vp

Gnd

X X

XX

XX

X

XX

Vp

Gnd

MOS Layout Wiring

Jhon P. U

General Layout Geometry

IndividualTransistors

Shared Gates

Shared drain/source

Vp

Gnd

Jhon P. U

Graph Theory: Euler PathVp

Gnd

a

c

b

b

a

c

Out

x

y

x

y

Vertex

Edge

Vertex

Jhon P. U

Stick Diagram

Jhon P. U

Stick Diagrams

• Cartoon of a layout.

• Shows all components.

• Does not show exact placement, transistor sizes, wire lengths, wire widths, boundaries, or any other form of compliance with layout or design rules.

• Useful for interconnect visualization, preliminary layout layout compaction, power/ground routing, etc.

Jhon P. U

Stick Diagrams

Metal

poly

ndiff

pdiffCan also drawin shades of

gray/line style.

Jhon P. U

Stick Diagrams

Buried Contact

Contact Cut

Jhon P. U

5 V

Dep

Vout

Enh

0V

Vin

5 v

0 V

Vin

5 v

Jhon P. U

Stick Diagram - Example I

NOR Gate

OUT

B

A

Jhon P. U

Stick Diagram - Example II

Power

Ground

B

C

OutA

Jhon P. U

Points to Ponder

• be creative with layouts

• sketch designs first

• minimize junctions but avoid long poly runs

• have a floor plan plan for input, output, power and ground locations

Jhon P. U

The End