soi eda/ip overview · em/ir analysis (voltus-fi) cadence eda enablement and proof-points for 22fdx...
TRANSCRIPT
SOI EDA/IP OverviewJon Cheek
Executive Director
SOI Industry Consortium
Substrate Eco-System
• Volume Manufacturing• Assurance of Supply• High Quality• Economically Viable
Foundry Offering
• RF-SOI• 0.25-0.18-0.13µm²• 90, 65, & 45nm
• HV-SOI• 0.25-0.18-0.13µm²
• FD-SOI• 65, 28, 22, 18, & 12nm• Options with MRAM, HV
EDA Eco-System
• EDA Tool Support from all Major Vendors• No ‘Unique’ Design Flow Needed• Fits into existing flows.
• SPICE Models• RF-SOI• FD-SOI
• RF Characterization & Modeling
IP Eco-System
• Growing Exponentially• ARM “A”, “M”, and “R” series• Verisilicon• Vision, Commute, Video IP’s
• Memory Compliers• Memory interfaces• Key Communication Protocols
Products
• SONY GPS Enabled Watches
Products
• STMicroelectronics “Stellar” Microcontrollers
Products
• NXP’s i.MX Application Processors
ID Product Items Price (RMB)
0 Twix 1 7
1 Apple 1 5
2 Snickers 1 7.5
3 Banana 1 4
Total 4 Price: 23.5
© 2018 Cadence Design Systems, Inc. All rights reserved.9
Design Capabilities 22FDX 28FDS
Logic Simulation (Incisive®)
Dig
ital Im
ple
menta
tion a
nd S
ignoff
(RT
L to G
DS
)
Synthesis (Genus™)
Power Analysis (Joules™)
Test (Modus)
Place and Route (Innovus™)
Timing Analysis (Tempus™)
Extraction (Quantus™)
EM/IR Analysis (Voltus™)
Physical Verification (PVS)
Litho Physical Analysis (DFM/LPA)
Litho Electrical Analysis (DFM/LEA)
Chemical Mechanical Polishing (DFM/CMP)
Custo
m a
nd A
nalo
g
Desig
n
Schematic Editing (Virtuoso® VSE)
Analog Design Environment (Virtuoso ADE)
Layout System (Virtuoso VLS)
Circuit Simulation (Spectre® APS/XLS)
Electrically Aware Design (EAD)
EM/IR Analysis (Voltus-Fi)
Cadence EDA Enablement and Proof-Points for 22FDX and 28FDS
Certified
Enabled
Recent CES demos on 22FDX: Vision Processing;
Artificial Intelligence: Image Classification – Pedestrian
and Gender Detection
• NXP-Cadence-Samsung Foundry
28 FDS
• i.MX product line multiple tapeouts
• Cadence EDA Digital and Custom
tools, DIP and Tensilica HiFi 4 DSP
Silvaco Modeling
Apr/9, 2019 Silicon Valley Symposium 10
Apr/9, 2019 Silicon Valley Symposium 11
Apr/9, 2019 Silicon Valley Symposium 12
Apr/9, 2019 Silicon Valley Symposium 13
Apr/9, 2019 Silicon Valley Symposium 14
Apr/9, 2019 Silicon Valley Symposium 15
Apr/9, 2019 Silicon Valley Symposium 16
Apr/9, 2019 Silicon Valley Symposium 17
SOI Industry Consortium
Apr/9, 2019 Silicon Valley Symposium 18