the wire - san francisco state universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfee141...

17
EE141 1 © Digital Integrated Circuits 2nd Wires The Wire The Wire Digital Integrated Circuits Digital Integrated Circuits A Design Perspective A Design Perspective Jan M. Rabaey et al. Adapted from Chapter 4 of Copyright 2003 Prentice Hall/Pearson EE141 2 © Digital Integrated Circuits 2nd Wires The Wire The Wire transmitters receivers schematics physical

Upload: others

Post on 07-Sep-2020

3 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

1

EE1411

© Digital Integrated Circuits2nd Wires

The WireThe Wire

Digital Integrated CircuitsDigital Integrated CircuitsA Design PerspectiveA Design PerspectiveJan M. Rabaey et al.

Adapted from Chapter 4 of

Copyright 2003 Prentice Hall/Pearson

EE1412

© Digital Integrated Circuits2nd Wires

The WireThe Wire

transmitters receivers

schematics physical

Page 2: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

2

EE1413

© Digital Integrated Circuits2nd Wires

Interconnect Impact on ChipInterconnect Impact on Chip

EE1414

© Digital Integrated Circuits2nd Wires

Wire ModelsWire Models

All-inclusive model Capacitance-only

Page 3: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

3

EE1415

© Digital Integrated Circuits2nd Wires

Impact of Interconnect Impact of Interconnect ParasiticsParasitics

Interconnect parasiticsreduce reliabilityaffect performance and power consumption

Classes of parasiticsCapacitiveResistiveInductive

EE1416

© Digital Integrated Circuits2nd Wires

10 100 1,000 10,000 100,000Length (u)

No

of n

ets

(Log

Sca

le)

Pentium Pro (R)Pentium(R) IIPentium (MMX)Pentium (R)Pentium (R) II

Nature of InterconnectNature of Interconnect

Local Interconnect

Global Interconnect

SLocal = STechnologySGlobal = SDie

Sour

ce: I

ntel

Page 4: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

4

EE1417

© Digital Integrated Circuits2nd Wires

INTERCONNECTINTERCONNECT

EE1418

© Digital Integrated Circuits2nd Wires

Capacitance of Wire InterconnectCapacitance of Wire Interconnect

VDD VDD

VinVout

M1

M2

M3

M4Cdb2

Cdb1

Cgd12

Cw

Cg4

Cg3

Vout2

Fanout

Interconnect

VoutVin

CLSimplified

Model

Page 5: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

5

EE1419

© Digital Integrated Circuits2nd Wires

Capacitance: The Parallel Plate ModelCapacitance: The Parallel Plate Model

Dielectric

Substrate

L

W

H

tdi

Electrical-field lines

Current flow

WLt

cdi

diint

ε=

LLCwire SSS

SS 1=

⋅=

EE14110

© Digital Integrated Circuits2nd Wires

PermittivityPermittivity

Page 6: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

6

EE14111

© Digital Integrated Circuits2nd Wires

Fringing CapacitanceFringing Capacitance

W - H/2H

+

(a)

(b)

EE14112

© Digital Integrated Circuits2nd Wires

Fringing versus Parallel PlateFringing versus Parallel Plate

(from [Bakoglu89])

Page 7: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

7

EE14113

© Digital Integrated Circuits2nd Wires

InterwireInterwire CapacitanceCapacitance

fringing parallel

EE14114

© Digital Integrated Circuits2nd Wires

Impact of Impact of InterwireInterwire CapacitanceCapacitance

(from [Bakoglu89])

Page 8: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

8

EE14115

© Digital Integrated Circuits2nd Wires

Wiring Capacitances (0.25 Wiring Capacitances (0.25 µµm CMOS)m CMOS)

EE14116

© Digital Integrated Circuits2nd Wires

INTERCONNECTINTERCONNECT

Page 9: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

9

EE14117

© Digital Integrated Circuits2nd Wires

Wire Resistance Wire Resistance

W

LH

R = ρH W

L

Sheet ResistanceRo

R1 R2

EE14118

© Digital Integrated Circuits2nd Wires

Interconnect Resistance Interconnect Resistance

Page 10: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

10

EE14119

© Digital Integrated Circuits2nd Wires

Dealing with ResistanceDealing with Resistance

Selective Technology ScalingUse Better Interconnect Materials

reduce average wire-lengthe.g. copper, silicides

More Interconnect Layersreduce average wire-length

EE14120

© Digital Integrated Circuits2nd Wires

PolycidePolycide Gate MOSFETGate MOSFET

n+n+

SiO2

PolySilicon

Silicide

p

Silicides: WSi 2, TiSi2, PtSi2 and TaSi

Conductivity: 8-10 times better than Poly

Page 11: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

11

EE14121

© Digital Integrated Circuits2nd Wires

Sheet ResistanceSheet Resistance

EE14122

© Digital Integrated Circuits2nd Wires

Modern InterconnectModern Interconnect

Page 12: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

12

EE14123

© Digital Integrated Circuits2nd Wires

Example: Intel 0.25 micron ProcessExample: Intel 0.25 micron Process

5 metal layersTi/Al - Cu/Ti/TiNPolysilicon dielectric

EE14124

© Digital Integrated Circuits2nd Wires

InterconnectInterconnectModelingModeling

Page 13: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

13

EE14125

© Digital Integrated Circuits2nd Wires

The Lumped ModelThe Lumped Model

Vout

Drivercwire

VinClumped

Rdriver Vout

EE14126

© Digital Integrated Circuits2nd Wires

The Lumped RCThe Lumped RC--ModelModelThe Elmore DelayThe Elmore Delay

Page 14: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

14

EE14127

© Digital Integrated Circuits2nd Wires

The The EllmoreEllmore DelayDelayRC ChainRC Chain

EE14128

© Digital Integrated Circuits2nd Wires

Wire ModelWire Model

Assume: Wire modeled by N equal-length segments

For large values of N:

Page 15: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

15

EE14129

© Digital Integrated Circuits2nd Wires

The Distributed RCThe Distributed RC--lineline

EE14130

© Digital Integrated Circuits2nd Wires

StepStep--response of RC wire as a response of RC wire as a function of time and spacefunction of time and space

0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 50

0.5

1

1.5

2

2.5

time (nsec)

volta

ge (

V)

x= L/10

x = L/4

x = L/2

x= L

Page 16: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

16

EE14131

© Digital Integrated Circuits2nd Wires

RCRC--ModelsModels

EE14132

© Digital Integrated Circuits2nd Wires

Driving an RCDriving an RC--lineline

Vin

Rs Vout(rw,cw,L)

Page 17: The Wire - San Francisco State Universityonline.sfsu.edu/mahmoodi/engr890/handouts/lecture7.pdfEE141 2 EE141 3 © Digital Integrated Circuits2nd Wires Interconnect Impact on Chip EE141

EE141

17

EE14133

© Digital Integrated Circuits2nd Wires

Design Rules of ThumbDesign Rules of Thumb

rc delays should only be considered when tpRC >> tpgate of the driving gate

Lcrit >> √ tpgate/0.38rcIt is not the case for local circuitsInterconnect delay becomes important for lone wires that can happened in data buses and clock networks

© MJIrwin, PSU, 2000